

追溯硬体错误原因

NuMicro® 32 位系列微控制器范例代码介绍

文件信息

代码简述	找出 CPU 读取非法位置造成硬体异常原因的范例代码
BSP 版本	Nano100B Series BSP CMSIS v3.03.000
开发平台	NuTiny-EVB-NANO130_LQFP128 V1.2

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

1 功能介绍

1.1 简介

微控制器透过16位元指标读取记忆体时，若此16位元指标位置未符合2位元组的对齐限制，硬体将产生异常中断，并让处理器跳到异常处理程序，此范例将演示如何在发生硬体错误且跳至异常程序后，追溯导致硬体异常的原因。

1.2 原理

微处理器为了提供较佳的存取效率，会加上资料对齐的设计。开发工具的链结器在排列变数时，通常也是使用自然对齐(Natural Alignment)的方式。自然对齐的方式是对齐资料型态本身的大小，请参考图1-1，uint16_t 对齐2byte aligned，uint32_t 对齐4 byte aligned，uint8_t 对齐byte aligned。




图1-1 资料自然对齐

Nuvoton NANO100 series 是Arm® Cortex®-M0 核心，请参考下图1-2，Arm® 所提供的Cortex®-M0 generic user guide对于address alignment 有特别说明，Cortex®-M0不支援非对齐的访问方式，非对齐的访问方式会导致硬体异常中断。




图1-2 Arm® Cortex®-M0 位置对齐说明 (截自 <http://infocenter.arm.com>)

当硬体异常中断发生，暂存器将会被存在堆叠里，并前往异常处理程序。此时可观察堆叠指标的位置，透过堆叠指标的位置找出硬体异常中断时的暂存器值，参考图1-3可得知PC，即可得知硬体异常的位置为何，并查询Disassembly PC的位置是执行什么指令。




图 1-3 Cortex®-M0 堆叠框架内容

1.3 执行结果

发生硬体异常后，将会显示进入异常中断前所存放在堆叠的资料，如图1-4所示。接下来将简易说明如何从侦错模式下找出原因。

```
In Hard Fault Handler
r0 = 0x20000001
r1 = 0x40050000
r2 = 0x400000
r3 = 0x791
r12 = 0x0
lr = 0x775
pc = 0x792
psr = 0x61000000
```

图1-4 由UART输出范例执行结果

如下图产品1-5，

1. 发生硬体异常中断后，SP = 0x200004F0
2. 在 Memory window 输入 0x200004F0
3. 根据堆叠框架内容可得知 PC 为 0x792

4. 在 Disassembly 可找到 0x792 的指令为对于 0x2000001D 位置做 16 位元的读取




圖1-5 偵錯模式下的范例执行结果

2 代码介绍

定义测试读取的记忆体位置

```
/* define pointer address - not follow data alignment */  
#define TEST_ADDRESS 0x2000001D
```

使用 16bit 指标读取测试位置，执行后将会触发硬体异常中断。







```
/* 16 bit pointer access illegal align address data */  
M16(TEST_ADDRESS);
```

3 软件与硬件环境

- 软件环境
 - BSP 版本
 - ◆ Nano100B Series BSP CMSIS v3.03.000
 - IDE 版本
 - ◆ Keil uVersion 5.24
- 硬件环境
 - 电路组件
 - ◆ NuTiny-EVB-NANO130_LQFP128 V1.2

4 目录信息

EC_NANO130_Trace_Hardfault_Cause_V1.00

 Library	Sample code header and source files
 CMSIS	Cortex [®] Microcontroller Software Interface Standard (CMSIS) by Arm [®] Corp.
 Device	CMSIS compliant device header file
 StdDriver	All peripheral driver header and source files
 SampleCode	
 ExampleCode	Source file of example code

5 如何执行范例程序

1. 根据目录信息章节进入 ExampleCode 路径中的 KEIL 文件夹，双击 Trace_Hardfault_Cause.uvproj。
2. 进入编译模式接口
 - a. 编译
 - b. 下载代码至内存
 - c. 进入 / 离开除错模式
3. 进入除错模式接口
 - a. 执行代码

6 修订纪录

Date	Revision	Description
Jul. 9, 2019	1.00	1. 初始发布.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

*Please note that all data and specifications are subject to change without notice.
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.*