

8-bit Microcontroller

KM101EF59R Datasheet

The information described in this Datasheet is the exclusive intellectual property of Nuvoton Technology Corporation Japan and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing document only for reference purposes of KM101EF59R based system design.

Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

Apr 11, 2012 Rev 1.01



1. Overview

1.1 Overview

The KM101E series of 8-bit single-chip microcontrollers incorporate multiple types of peripheral functions. This chip series is well suited for camera, VCR, MD, TV, CD, LD, printer, telephone, home automation, pager, air conditioner, PPC, fax machine, music instrument and other applications.

This LSI brings to embedded microcontroller applications flexible, optimized hardware configurations and a simple efficient instruction set. The KM101EF59R has an internal 928 KB (maximum) of ROM and 8 KB (maximum) of RAM. Peripheral functions include 6 external interrupts, 30 internal interrupts including NMI, 9 timer counters, 6 sets of serial interfaces, A/D converter, D/A converter,

LCD driver, watchdog timer, 2 sets of automatic data transfer, synchronous output function and buzzer output. The configuration of this microcontroller is well suited for application as a system controller in camera, timer selector for VCR, CD player, or minicomponent, and also suited for audio reproduction with a high-precision D/A converter.

With three oscillation system (high frequency: max. 20 MHz / low frequency: 32.768 kHz and PLL: frequency multiplier of high frequency) contained on the chip, the system clock can be switched to high frequency input (high speed mode), PLL input (PLL mode), or to low frequency input (low speed mode). The system clock is generated by dividing the oscillation clock. The best operation clock for the system can be selected by switching its frequency by software. High speed mode has the normal mode based on fpll/2 which is half clock generated from an original oscillation and PLL, and the double speed mode based on fpll which is clock generated from an original oscillation without dividing.

A machine cycle (min. instructions execution) in the normal mode is 100 ns when fosc is 20 MHz (at the time that PLL is not used). A machine cycle in the double speed mode is 50 ns when fosc is 20 MHz. A machine cycle in the PLL mode is 50 ns (maximum). The package is 100-pinQFP.

1.2 Product Summary

This datasheet describes the following models of the KM101EF59R.

Table: 1.1 Product Summary

Model	ROM Size	RAM Size	Classification	Package
KM101EF59R	928 KB	8 KB	Flash EEPROM version	QFP 100-pin



2. Hardware Functions

• ROM Capacity 928 KB

• RAM Capacity 8 KB

• Package QFP 100-pin (18 mm x 18 mm, 0.65 mm pitch)

• Machine Cycle High speed mode

PLL mode

Low speed mode

•Clock Gear Operation speed of system clock is variable by changing the frequency

• Multiplied Clock High-speed frequency clock (fosc) can be multiplied by 2, 3, 4, 5, 6, 8 and 10.

• Memory bank Data memory space is expanded by the bank system.

Bank for the source address/Bank for the destination address.

• ROM correction Correcting address designation: up to 7 addresses possible

• Operation Modes NORMAL mode (High speed mode)

PLL mode

SLOW mode (Low speed mode)

HALT mode STOP mode

(The operation clock can be switched in each mode.)

•Operating Voltage 2.2 V to 5.5 V

• Operating Temperature

-40°C to +85°C



• Interrupt 36 levels

<Watchdog timer>

NMI-Watchdog timer overflow

<Timer interrupts>

TM0IRQ-Timer 0 interrupt (8-bit timer)

TM1IRO-Timer 1 interrupt (8-bit timer)

TM2IRQ-Timer 2 interrupt (8-bit timer)

TM3IRQ-Timer 3 interrupt (8-bit timer)

TM4IRQ-Timer 4 interrupt (8-bit timer)

TM6IRQ-Timer 6 interrupt (8-bit timer)

TBIRQ-Clock timer interrupt

TM7IRQ-Timer 7 interrupt (16-bit timer)

T7OC2IRQTimer 7 interrupt (16-bit timer)

TM8IRQ-Timer 8 interrupt (16-bit timer)

T8OC2IRQTimer 8 interrupt (16-bit timer)

TM9IRQ-Timer 9 interrupt (16-bit timer)

T9OC2IRQTimer 9 interrupt (16-bit timer)

<Serial interrupts>

SC0TIRQ-Serial interface 0 interrupt

SCORIRQ-Serial interface 0 UART reception interrupt (peripheral function group interrupt)

SC1TIRQ-Serial interface 1 interrupt

SC1RIRQ-Serial interface 1 UART reception interrupt (peripheral function group interrupt)

SC2TIRQ-Serial interface 2 interrupt

SC2RIRQ-Serial interface 2 UART reception interrupt

SC3TIRO-Serial interface 3 interrupt

SC3RIRQ-Serial interface 3 UART reception interrupt (peripheral function group interrupt)

SC4TIRQSerial interface 4 interrupt

SC4SIRQSerial interface 4 stop condition interrupt (peripheral function group interrupt)

SC5TIRQSerial interface 5 interrupt (peripheral function group interrupt)

<A/D conversion end>

ADIRQ-AD conversion end (peripheral function group interrupt)

< Automatic Transfer Controller interrupts>

ATC0IRQ-ATC0 interrupt (peripheral function group interrupt)

ATC1IRQ-ATC1 interrupt (peripheral function group interrupt)

<External interrupts> Edge selectable

IRQ0:External interrupt (AC zero-cross detector, With/Without noise filter)

IRQ1:External interrupt (AC zero-cross detector, With/Without noise filter)

IRQ2:External interrupt (Both edges interrupt)

IRQ3:External interrupt (Both edges interrupt)

IRQ4:External interrupt (Both edges interrupt)

IRQ5:External interrupt (Key scan interrupt only)

<Audio interrupts>

Audio reproduction end interrupt

Audio phrase end interrupt



• Timer Counter

11 timers All timer counters generate interrupt (10 can be operated independently)

- 8-bit timer for general use: 5 sets
- 8-bit free-running timer: 1 set
- Time base timer: 1 set
- 16-bit timer for general use: 3 sets
- Simple 8-bit timer: 1 set

Timer 0 (8-bit timer for general use)

- Square wave output (timer pulse output), added pulse(2-bit) system PWM output (can be output to large current pin TM0IOB), event count, remote control carrier output, simple pulse with measurement
- Clock source

fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock, TimerA output

- Real timer output control

Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0) with the follow 3 value; "High"-fixed, "LOW"-fixed and "Hi-Z"-fixed

Timer 1 (8-bit timer for general use)

- Square wave output (timer pulse output), event count, 16-bit cascade connected (timer0, 1) timer synchronous output event
- Clock source

fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock, TimerA output

Timer 2 (8-bit timer for general use)

- Square wave output (timer pulse output), added pulse(2-bit) system PWM output (can be output to large current pin TM2IOB), event count, simple pulse with measurement, 24-bit cascade connected (timer0, 1) timer synchronous output event
- Clock source

fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock, TimerA output

- Real timer output control

Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0) with the follow 3 value; "High"-fixed, "LOW"-fixed and "Hi-Z"-fixed

Timer 3 (8-bit timer for general use)

- Square wave output (timer pulse output), event count, remote control carrier output, 16bit cascade connected (timer2), 32-bit cascade connected (timer0, 1, 2)
- Clock source

fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock, TimerA output

Timer 4 (8-bit timer for general use)

- Square wave output (timer pulse output), added pulse(2-bit) system PWM output, event count, serial transfer clock, simple pulse measurement
- Clock source

fpll, fpll/4, fpll/16, fpll/32, fpll/64, fpll/128, fs/2, fs/4, fs/8, fx, external clock, TimerA output

Timer 6 (8-bit free-running timer, Time base timer)

8-bit free-running timer

- Clock source

fpll, fpll/ 2^{12} , fpll/ 2^{13} , fs, fx, fx/ 2^{12} , fx/ 2^{13} Time base timer

- Interrupt generation cycle

fpll/2⁷, fpll/2⁸, fpll/2⁹, fpll/2¹⁰, fpll/2¹³, fpll/2¹⁵, fx/2⁷, fx/2⁸, fx/2⁹, fx/2¹⁰, fx/2¹³, fx/2¹⁵



• Timer Counter (continued)

Timer 7 (16-bit timer for general use)

- Clock source

fpll, fpll/2, fpll/4, fpll/16, fs, fs/2, fs/4, fs/16

1/1, 1/2, 1/4, 1/16 of the external clock, TimerA output

- Hardware organization

Compare register with double buffer: 2 sets

Input capture register: 1 set Timer interrupt: 2 vectors

- Timer functions

Square wave output (Timer pulse output), High precision PWM output (Cycle/Duty continuous changeable), IGBT output (Cycle/Duty continuous changeable) can be output to large current pin TM7IOB

Timer synchronous output, event count, Input capture function (Both edges can be operated)

-Real timer output control

Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0) with the follow 3 value; "High"-fixed, "LOW"-fixed and "Hi-Z"-fixed

Timer 8 (16-bit timer for general use)

- Clock source

fpll, fpll/2, fpll/4, fpll/16, fs, fs/2, fs/4, fs/16

1/1, 1/2, 1/4, 1/16 of the external clock, TimerA output

- Hardware organization

Compare register with double buffer: 2 sets Input capture register: 1 set

Timer interrupt: 2 vectors

- Timer functions

Square wave output (Timer pulse output), High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin TM8IOB, event count, pulse width measurement, input capture (Both edge available), 32-bit cascade connected (Timer7, 8), 32-bit PWM output, Input capture is available at 32-bit cascade

Timer 9 (16-bit timer for general use)

- Clock source

fpll, fpll/2, fpll/4, fpll/16, fs, fs/2, fs/4, fs/16, 1/1, 1/2, 1/4, 1/16 of the external clock TimerA output

- Hardware organization

Compare register with double buffer: 2 sets Input capture register: 1 set

Timer interrupt: 2 vectors

- Timer functions

Square wave output (Timer pulse output), High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin TM9IOB, event count, pulse width measurement, input capture (Both edge available)

- Real timer output control

Control the timer (PWM) output by the falling edge of external interrupt 0 (IRQ0) with the follow 3 value; "High"-fixed, "LOW"-fixed and "Hi-Z"-fixed

TimerA output (Simple timer counter A)

Clock output for peripheral function



Time-out cycle can be selected from $fs/2^{16}$, $fs/2^{18}$, $fs/2^{20}$ Watchdog timer

On detection of errors, hard reset is done inside LSI

Synchronous output function

Timer synchronous output, interrupt synchronous output Port 8 outputs the latched data, on the event timing of the synchronous output signal of timer 1, 2, or 7, or of the external interrupt 2 (IRQ2).

• Buzzer Output/Reverse Buzzer Output

Output frequency can be selected from fpll/2⁹,fpll/2¹⁰,fpll/2¹¹,fpll/2¹²,fpll/2¹³,fpll/2¹⁴, $fx/2^3, fx/2^4$

• Remote Control Carrier Output:

A remote control carrier output with duty cycle of 1/2 or 1/3 of timer 0 or timer 3 output are available.

 A/D Converter 10-bit x 12 channels

• D/A Converter 8-bit x 4 channels

Data automatic transfer

2 systems

ATC0

Data is transferred automatically in all memory space

- External request/internal event request/software request
- Maximum transfer cycles are 255
- Support continuous serial transmission / reception.
- Burst transfer function (Urgent stop of interrupts is contained.)

Data is transferred automatically in all memory space

- External request/internal event request/software request
- Maximum transfer cycles are 255
- Support continuous serial transmission / reception.
- Burst transfer function (Urgent stop of interrupts is contained.)

Serial Interface

6 channels

Serial 0 (Full duplex UART / Synchronous serial interface)

Synchronous serial interface

- Transfer clock source
 - fpll/2, fpll/4, fpll/16, fpll/64, fs/2, fs/4, Timer0,1,2,3,4 and A output, external clock
- MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 1 to 8 bits can be selected.
- Sequence transmission, reception or both are available.

Full duplex UART (Baud rate timer, Timer0,1,2,3,4 and A)

- Parity check, Overrun error / Framing error detection
- Transfer size 7 to 8 bits can be selected.

Serial 1 (Full duplex UART / Synchronous serial interface)

Synchronous serial interface

- Transfer clock source
 - fpll/2, fpll/4, fpll/16, fpll/64, fs/2, fs/4, Timer0,1,2,3,4 and A output, external clock
- MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 1 to 8 bits can be selected.
- Sequence transmission, reception or both are available.

Full duplex UART (Baud rate timer, Timer0,1,2,3,4 and A)

- Parity check, Overrun error / Framing error detection
- Transfer size 7 to 8 bits can be selected.



• Serial Interface (continued)

Serial 2 (Full duplex UART / Synchronous serial interface)

Synchronous serial interface

- Transfer clock source
 - fpll/2, fpll/4, fpll/16, fpll/64, fs/2, fs/4, Timer0,1,2,3,4 and A output, external clock
- MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 1 to 8 bits can be selected.
- Sequence transmission, reception or both are available.

Full duplex UART (Baud rate timer, Timer0,1,2,3,4 and A)

- Parity check, Overrun error / Framing error detection
- Transfer size 7 to 8 bits can be selected.

Serial 3 (Full duplex UART / Synchronous serial interface)

Synchronous serial interface

- Transfer clock source
 - fpll/2, fpll/4, fpll/16, fpll/64, fs/2, fs/4, Timer0,1,2,3,4 and A output ,external clock
- MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 1 to 8 bits can be selected.
- Sequence transmission, reception or both are available.

Full duplex UART (Baud rate timer, Timer0,1,2,3,4 and A)

- Parity check, Overrun error / Framing error detection
- Transfer size 7 to 8 bits can be selected.

Serial 4 (multi master I2C / Synchronous serial interface)

Synchronous serial interface

- Transfer clock source
 - fpll/2, fpll/4, fpll/8, fpll/32, fs/2, fs/4, Timer0,1,2,3,4 and A output, external clock
- MSB/LSB can be selected as the first bit to be transferred. An arbitrate transfer size from 1 to 8 bits can be selected.
- Sequence transmission, reception or both are available.

Multi master I2C

- 7-bit of slave address can be set.
- General call communication mode handling

Serial 5

- IIC slave interface
- IIC high-speed transfer mode (communication speed: 400 kbps)
- 7-bit or 10-bit of slave address can be set.
- General call communication mode handling
- •LED Driver

8 pins (Push-pull structure)

Automatic Reset



•LCD Driver LCD driver pins Segment output max. 55 pins (SEG0 to 54) SEG0 to 54 can be switched to I/O ports by 1 pin [Note: At reset, SEG0 to 54 are input ports.] Common output pins:4 pins COM0 to 3 can be switched to I/O ports by 1 pin Display mode selection Static 1/2 duty, 1/2 bias 1/3 duty, 1/3 bias 1/4 duty, 1/3 bias LCD driver clock - When the source clock is the main clock (fpll) $1/2^{18}$, $1/2^{17}$, $1/2^{16}$, $1/2^{15}$, $1/2^{14}$, $1/2^{13}$, $1/2^{12}$, $1/2^{11}$ - When the source clock is the sub clock (fx) $1/2^9$, $1/2^8$, $1/2^7$, $1/2^6$ - Timer0, 1, 2, 3, 4 and A output LCD power supply Use at $V_{DD5} \ge V_{LC1}$ External supply voltage is input from V_{LC1}, V_{LC2}, V_{LC3} pins or voltage applied to V_{LC1} is divided by internal resistance and supplied to V_{LC2} and V_{LC3} pins •DAC for audio reproduction Analog DAC input PWM digital output Continuous reproduction function Repeat function (phrase repeat) Volume control (2048 tone) Sampling frequency: 8 to 44.1 kHz Port I/O ports : 85 pins LED (large current) driver pins : 8 pins LCD driver for segment : 55 pins LCD driver for common : 4 pins : 34 pins serial interface pin : 28 pins Timer I/O Buzzer output : 4 pins : 12 pins A/D input : 5 pins External interrupt pin

LCD power : 3 pins XI/XO : 2 pins D/A output : 4 pins Audio output : 2 pins Special pins : 10 pins Operation mode input pins : 3 pin Analog reference voltage input pins: : 1 pin Reset input pin : 1 pin Oscillation pins : 2 pins Power pins : 6 pins

8



3.Pin Description

3.1 Pin configuration




Figure: 3.1 Pin Configuration



3.2 Pin Functions

Table: 3.1 Pin Functions

Name	Pin No	I/O	Function	Description
VSS VDD5 AVDD AVSS	15 18 93 96	-	Power connect pins	Supply 2.2 V to 5.5 V to VDD5, 5.0 V to AVDD and 0 V to VSS and AVSS.
VDD18 (Capacity 1.8 V)	19	-	Capacity connect pins	For internal power circuit output stability, connect at least one bypass capacitor of 1 μF or larger between VDD18 and VSS.
VDD (Capacity 3.3 V)	20	-	Capacity connect pins	For internal power circuit output stability, connect at least one bypass capacitor of 1 µF or larger between VDD and VSS. (Only Flash version)
OSC1 OSC2	16 17	Input Output	Clock input pins Clock output pins	Connect these oscillation pins to ceramic or crystal oscillators for high-frequency clock operation. If the clock is an external input, connect it to OSC1 and leave OSC2 open. The chip will not operate with an external clock when using either the STOP or SLOW modes.
XI XO	14 13	Input Output	Clock input pins Clock output pins	Connect these oscillation pins to crystal oscillators for low-frequency clock operation. If the clock is an external input, connect it to XI and leave XO open. the chip will not operate with an external clock when using the STOP mode. If these pins are not used, connect XI to VSS and leave XO open.
NRST	12	Input	Reset pin [Active low]	This pin resets the chip when power is turned on, is allocated as P27 and contains an internal pull-up resistor (Type. 50 k Ω). Setting this pin low initialize the internal state of the device. Thereafter, setting the input to high releases the reset. The hardware waits for the system clock to stabilize, then processes the reset interrupt. Also, if "0" is written to P27 and the reset is initiated by software, a low level will be output. The output has an n-channel open-drain configuration. If a capacitor is to be inserted between NRST and VSS, it is recommended that a discharge diode be placed between NRST and VDD5.
ATRST	11	Input	Auto reset setting pins 2	Input "H" to enable auto reset function and "L" to disable this function
P00 P01 P02 P03 P04 P05 P06 P07	22 23 24 25 26 27 28	I/O	I/O port0	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P0DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P0PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull-down resistors cannot be mixed.) Direct LED drive available at output. At reset, the input mode is selected and pull-up resistors are disabled (high



Name	Pin No	I/O	Function	Description
P10 P11	35 36	I/O	I/O port1	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P1DIR register. A pull-up /pull-down resistor for each bit can be
P12	37			selected individually by the P1PLUD register.
P13	38			A pull-up/down resistor connection for each port can be selected
P14	39			individually by the SELUD register. A pull-up/pull down can not be mixed. At reset, the input mode is selected and pull-up resistors
P15	40			are disabled (high impedance).
P16	41			
P20	30	I/O	I/O port2	5-bit CMOS tri-state I/O port.
P21	31			Each bit can be set individually as either an input or output by the P2DIR register. A pull-up /pull-down resistor for each bit can be
P22	32			selected individually by the P2PLUD register.
P23	33			A pull-up/down resistor connection for each port can be selected
P24	34			individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance)
P27	12	Input	Input port2	Port P27 has an N-channel open-drain configuration. When "0" is written and the reset is initiated by software, a low level will be output.
P30	42	I/O	I/O port3	7-bit CMOS tri-state I/O port.
P31	43			Each bit can be set individually as either an input or output by the
P32	44			P3DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P3PLUD register.
P33	45			A pull-up/down resistor connection for each port can be selected
P34	46			individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors
P35	47			are disabled (high impedance)
P36	48			
P40	49	I/O	I/O port4	8-bit CMOS tri-state I/O port.
P41	50			Each bit can be set individually as either an input or output by the P4DIR register. A pull-up /pull-down resistor for each bit can be
P42	51			selected individually by the P4PLUD register.
P43	52			A pull-up/down resistor connection for each port can be selected
P44	53			individually by the SELUD register. A pullup/pull down can not be mixed. At reset, the input mode is selected and pull-up resistors
P45	54			are disabled (high impedance)
P46	55			
P47	56			
P50	64	I/O	I/O port5	8-bit CMOS tri-state I/O port.
P51	63			Each bit can be set individually as either an input or output by the
P52	62			P5DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P5PLUD register.
P53	61			A pull-up/down resistor connection for each port can be selected
P54	60			individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors
P55	59			are disabled (high impedance)
P56	58			
P57	57			



Name	Pin No	I/O	Function	Description
P60	65	I/O	I/O port6	8-bit CMOS tri-state I/O port.
P61	66			Each bit can be set individually as either an input or output by the P6DIR register. A pull-up /pull-down resistor for each bit can be
P62	67			selected individually by the P6PLUD register.
P63	68			A pull-up/down resistor connection for each port can be selected
P64	69			individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors
P65	70			are disabled (high impedance)
P66	71			
P67	72			
P70	73	I/O	I/O port7	8-bit CMOS tri-state I/O port.
P71	74			Each bit can be set individually as either an input or output by the
P72	75			P7DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P7PLUD register.
P73	76			A pull-up/down resistor connection for each port can be selected
P74	77			individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors
P75	78			are disabled (high impedance)
P76	79			
P77	80			
P80	81	I/O	I/O port8	8-bit CMOS tri-state I/O port.
P81	82			Each bit can be set individually as either an input or output by the
P82	83			P8DIR register. A pull-up resistor for each bit can be selected individually by the P8PLUD register.
P83	84			At reset, the input mode is selected and pull-up resistors are
P84	85			disabled (high impedance)
P85	86			
P86	87			
P87	88			
P90	14	I/O	I/O port9	7-bit CMOS tri-state I/O port.
P91	13			Each bit can be set individually as either an input or output by the
P92	89			P9DIR register. A pull-up resistor for each bit can be selected individually by the P8PLUD register.
P93	90			At reset, the input mode is selected and pull-up resistors are
P94	91			disabled (high impedance)
P95	92			
PA0	1	I/O	I/O portA	8-bit CMOS tri-state I/O port.
PA1	2			Each bit can be set individually as either an input or output by the
PA2	3			PADIR register. A pull-up resistor for each bit can be selected individually by the PAPLUD register.
PA3	4			At reset, the input mode is selected and pull-up resistors are
PA4	5			disabled (high impedance)
PA5	6			
PA6	7			
PA7	8			
PB0	100	I/O	I/O portB	8-bit CMOS tri-state I/O port.
PB1	99			Each bit can be set individually as either an input or output by the
PB2	98			PBDIR register. A pull-up resistor for each bit can be selected individually by the PBPLUD register.
PB3	97			At reset, the input mode is selected and pull-up resistors are disabled (high impedance)
DA1_DOUT	94	I/O	Audio output pins	Special output pins for audio production function
DA1_AOUT	95			These output "L" at reset.



Name	Pin No	I/O	Function	Description
SBO0A	64	I/O	Serial interface transmission	Transmission data output pins for serial interface 0 to 4.
SBO0B	52		data output pins	The output configuration, either CMOS push-pull or n-channel open-drain can be selected with the POODC, P3ODC, P4ODC,
SBO1A	23			P5ODC, P6ODC, P7ODC registers.
SBO1B	78			Pull-up resistor can be selected by the POPLUD, P3PLUD,
SBO2A	73			P4PLUD, P5PLUD, P6PLUD and P7PLUD registers. Select the output mode at the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and
SBO2B	42			P7DIR registers and serial data output mode by serial mode
SBO3A	26			register 1 (SC0MD1 to SC4MD1).
SBO3B	49			These can be used as normal I/O pins when the serial interface is not used.
SBO4A	71			
SBO4B	45			
SBI0A	63		Serial interface reception data	Reception data output pins for serial interface 0 to 4.
SBI0B	53		input pins	A pull-up resistor can be selected with the P0ODC, P3ODC,
SBI1A	22			P4ODC, P5ODC, P6ODC, P7ODC registers. Select the output mode at the P0DIR, P3DIR, P4DIR, P5DIR,
SBI1B	79			P6DIR and P7DIR registers and serial data output mode by serial
SBI2A	74			mode register 1 (SC0MD1 to SC4MD1). These can be used as normal I/O pins when the serial interface is
SBI2B	43			not used.
SBI3A	27			
SBI3B	50			
SBI4A	70			
SBI4B	47			
SBT0A	62	I/O	Serial interface clock I/O pins	Clock I/O pins for serial interface 0 to 4.
SBT0B	54		·	The output configuration, either CMOS push-pull or n-channel
SBT1A	24			open-drain can be selected with the POODC, P3ODC, P4ODC, P5ODC, P6ODC, P7ODC registers.
SBT1B	80			Pull-up resistor can be selected by the P0PLUD, P3PLUD,
SBT2A	75			P4PLUD, P5PLUD, P6PLUD and P7PLUD registers. Select the
SBT2B	44			clock I/O with the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial data output mode by serial mode
SBT3A	28			register 1 (SC0MD1 to SC4MD1) according to the communication.
SBT3B	51			These can be used as normal I/O pins when the serial interface is not used.
SBT4A	72			not used.
SBT4B	46			
TXD0A	64	Output	UART transmission data output	In the serial interface0 to 3 in UART mode, this pin is configured as
TXD0B	52		pins	the transmission data output pin.
TXD1A	23			The output configuration, either CMOS push-pull or n-channel open-drain can be selected with the POODC, P3ODC, P4ODC,
TXD1B	78			P5ODC, P7ODC registers.
TXD2A	73			Pull-up resistor can be selected by the POPLUD, P3PLUD,
TXD2B	42			P4PLUD, P5PLUD and P7PLUD registers. Select the output mode at the P0DIR, P3DIR, P4DIR, P5DIR and P7DIR registers and
TXD3A	26			serial data output mode by serial mode register 1 (SC0MD1 to
TXD3B	49			SC3MD1). These can be used as normal I/O pins when the serial interface is
				not used.
RXD0A	63	Input	UART reception	In the serial interface0 to 3 in UART mode, this pin is configured as
RXD0B	53	·	data input pins	the reception data output pin.
RXD1A	22			Pull-up resistor can be selected by the P0PLUD, P3PLUD, P4PLUD, P5PLUD and P7PLUD registers.
RXD1B	79			Select the output mode at the P0DIR, P3DIR, P4DIR, P5DIR and
RXD2A	74			P7DIR registers and serial data output mode by serial mode
RXD2B	43			register 1 (SC0MD1 to SC3MD1). These can be used as normal I/O pins when the serial interface is
RXD3A	27			not used.



Name	Pin No	I/O	Function	Description
SDA4A SDA4B SDA5A SDA5B	71 45 76 55	I/O	IIC data I/O pins	In the serial interface4, 5 in IIC mode, this pin is configured as the data input / output pin. For the output configuration, select n-channel open-drain with the P3ODC, P4ODC, P6ODC and P7ODC registers and pull-up resistors by the P3PLUD, P4PLUD, P6PLUD and P7PLUD registers. Select the output mode at the P3DIR, P4DIR, P6DIR and P7DIR registers and serial data input / output mode by serial mode register 1 (SC4MD1, SC5MD1). These can be used as normal I/O pins when the serial interface is not used.
SCL4A SCL4B SCL5A SCL5B	72 46 77 56		IIC clock I/O pins	In the serial interface4, 5 in IIC mode, this pin is configured as the clock input / output pin. For the output configuration, select n-channel open-drain with the P3ODC, P4ODC, P6ODC and P7ODC registers and pull-up resistors by the P3PLUD, P4PLUD, P6PLUD and P7PLUD registers. Select the output mode at the P3DIR, P4DIR, P6DIR and P7DIR registers and serial data input / output mode by serial mode register 1 (SC4MD1, SC5MD1). These can be used as normal I/O pins when the serial interface is not used
TMOIOA TMOIOB TMOIOC TM1IOA TM1IOB TM1IOC TM2IOA TM2IOB TM2IOC TM3IOA TM3IOC TM3IOB TM3IOC TM4IOA TM4IOB TM4IOA	1 25 35 2 67 37 3 25 36 4 68 38 5 69 39	I/O	Timer I/O pins	Event counter clock input pin, timer output and PWM signal output pin for 8-bit timer 0 to 4. To use this pin as event clock input, configure this as input by P0DIR register, P1DIR register, P6DIR register and PADIR register. In the input mode, pull-up resistors can be selected by the P0PLUD register, P1PLUD register, P6PLUD register and PAPLU register. For timer output, PWM signal output, select the special function pin by port 0 output mode register, port 1 output mode register, port 6 output mode register and port A output mode register ((P0OMD, P1OMD, P6OMD and PAOMD), and set to the output mode at P0DIR register, P1DIR register and PADIR register. These can be used as normal I/O pins when the timer I/O is not used.
RMOUTA RMOUTB RMOUTC	1 25 35	I/O	Remote control transmission signal output pins	Output pin for remote control transmission with a carrier signal. For remote control carrier output, select the special function pin by the port 0 output mode register, port 1 output mode register and port A output mode register (P0OMD, P1OMD and PAOMD), and set to the output mode by the P0DIR register, P1DIR register and PADIR register. At the same time, select remote control carrier output by the remote control carrier output register. These can be used as normal I/O pins when the buzzer output is not used.
BUZZERA BUZZERB NBUZZERA NBUZZERB	61 40 60 41	I/O	Buzzer output	Piezoelectric buzzer driving pin. Buzzer output available to port1, port5. The driving frequency can be selected with the DLYCTR register. To select buzzer output for porrt1, port5, select the special function pin by the port 1 output mode register and port 5 output mode register (P1OMD and P5OMD), and set to the output mode by the P1DIR register and P5DIR register. At the same time, select buzzer output by the oscillation stabilization wait control register (DLYCTR). These can be used as normal I/O pins when the buzzer output is not used.



Name	Pin No	I/O	Function	Description
TM7IOA	6	I/O	Timer I/O pins	Event counter clock input pin, timer output and PWM signal output
TM7IOB	22			pin for 16-bit timer7 and 8. To use this pin as event clock input, configure this as input with the
TM7IOC	40			PADIR register. In the input mode, pull-up resistors can be
AOI8MT	7			selected by P0PLU register, P1PLU register and PAPLU register.
TM8IOB	23			For timer output, PWM signal output, select the special function pin by the port 0 output mode register, port 1 output mode register and
TM8IOC	41			port A output mode register (P0OMD, P1OMD and PAOMD), and
TM9IOA	8			set to the output mode at P0DIR register, P1DIR register and PADIR register.
TM9IOB	24			These can be used as normal I/O pins when not used
TM9OD0	81	Output	Timer output pins	Timer output and PWM signal output pin for 16-bit timer.
TM9OD1	82			To select timer output and PWM signal output, select the special function pin by the P8PLU register, and set to the output mode at
TM9OD2	83			the P8DIR register.
TM9OD3	84			These can be used as normal I/O pins when not used as timer I/O
TM9OD4	85			pins.
TM9OD5	86			
SDO0	81	Output	Synchronous output pins	8-bit synchronous output pins.
SDO1	82			Synchronous output for each bit can be selected individually by the port 8 synchronous output control register (P8SYO). Set to the
SDO2	83			output mode by the P8DIR register.
SDO3	84			These pins can be used as a normal I/O pins when not used for synchronous output pin.
SDO4	85			Synchronous output pin.
SDO5	86			
SDO6	87			
SDO7	88			
VREF+	100	-	+ power supply for A/D converter	Reference power supply pins for the A/D converter. Use this under the condition: 2.0 V \leq VREF+ \leq VDD5
AN0	1	Input	Analog input pins	Analog input pins for an 16-channel, 10-bit A/D converter.
AN1	2			When not used for analog input, these pins can be used as normal input pins.
AN2	3			imput pino.
AN3	4			
AN4	5			
AN5	6			
AN6	7			
AN7	8			
AN8	100			
AN9	99			
AN10	98			
AN11	97			
DA_A	29	Output	Analog output pins	Analog output pins for an 4-channel, 8-bit A/D converter.
DA_B	66			When not used for analog output, these pins can be used as normal I/O pins.
DA_C	91			
DA_D	92			
IRQ0	30	Input	External interrupt input pins	External interrupt input pins. The valid edge for IRQ0 to 4 can be selected with the IRQnICR
IRQ1	31			register.
IRQ2	32			IRQ1 has AC zero-cross detection function. IRQ1 can be set at
IRQ3	33			both edges at pin voltage level. When not used for interrupts, these can be used as normal input
IRQ4	34			pins.
ACZ1	31	Input	AC zero-cross detection input	AC zero-cross detection input pin.
ACZ0	30		pins	AC zero-cross detection output "H" when input level is mid-level and "L" otherwise. ACZ input signal is connected to P20 input and IRQ0 interrupt circuit or P21 input and IRQ1 interrupt circuit. When not used for AC zero-cross detection, these can be used as normal input pins.



Name	Pin No	I/O	Function	Description
ACZ1 ACZ0	31 30	Input	AC zero-cross detection input pins	AC zero-cross detection input pin. AC zero-cross detection output "H" when input level is mid-level and "L" otherwise. ACZ input signal is connected to P20 input and IRQ0 interrupt circuit or P21 input and IRQ1 interrupt circuit. When not used for AC zero-cross detection, these can be used as normal input pins.
KEY0	64	Input	Key interrupt input pins	Input pins for interrupt based on OR result of pin
KEY1	63			inputs. These can be set to key input pins by 1-bit with the key interrupt
KEY2	62			control register (KEYT3_1IMD, KEYT3_2IMD) and by 2-bit with the
KEY3	61			key interrupt control register (KEYT3_1IMD). When not used for KEY input, these pins can be used
KEY4	60			as normal I/O pins.
KEY5	59			·
KEY6	58			
KEY7	57			
LED0	22	I/O	LED drive pins	Large current output pins.
LED1	23			When not used for LED output, these pins can be used as normal I/O pins.
LED2	24			, o pino.
LED3	25			
LED4	26			
LED5	27			
LED6	28			
LED7	29			
NWE	75		Write enable pins [Active low]	Memory control signal used when the memory area is expanded to the external of this LSI.
NRE	76		Read enable pins [Active low]	NWE is the strobe signal output for the write operation of the external memory and NRE is the strobe signal output for the read operation of the external memory NCS is the chip selection signal
NCS	77		Chip select pins [Active low]	outputs the external memory at the access. NDK is the acknowledge signal that indicates close of access to
NDK	90		Data acknowledge pins [Active low]	the external memory.
A0	67	Output	Address pin	A0-A19 is the address signal to the external memory.
A1	68			
A2	69			
A3	70			
A4	71			
A5	72			
A6	73			
A7	74			
A8	78			
A9	79			
A10	80			
A11	81			
A12	82			
A13	83			
A14	84			
A15	85			
A16	86			
A17	87			
A18 A19	88			
AIS	89			



Name	Pin No	I/O	Function	Description
D0	64	I/O	Data pin	D0-D7 is the data I/O signal to the external memory.
D1	63			
D2	62			
D3	61			
D4	60			
D5	59			
D6	58			
D7	57			
COM0	85	Output	LCD common output pins	These pins output common signal of required timing for LCD
COM1	86			display. Connect to the common pins of LCD display panel. When the LCD
COM2	87			functions are not used, these pins can be used as normal I/O port
СОМЗ	88			by the setting the LCD output control register LCCTR0.
V _{LC1}	91	-	LCD power supply pins	Supply for LCD power. Apply 5.5 V≥V _{LC1} ≥V _{LC2} ≥V _{LC3} ≥0 V.
V _{LC2}	90			When the internal voltage divider resistor is used, V _{LC1} =V _{DD5} pin is selected as the reference voltage input pin.
V _{LC3}	89			When LCD is not used, V_{LC1} to V_{LC3} can be used as normal I/O pins with the setting of LCD output control register0 (LCCTR0).
SEG0	84	Output	LCD segment output pins	These pins output segment signal of required timing for LCD
SEG1	83		0 1 1	display.
SEG2	82			Connect to the segment pins of the LCD display panel. When LCD display is turned off, V _{SS} level is output.
SEG3	81			These pins can be used as normal I/O pins with the setting of LCD
SEG4	80			output control register LCCTR1 to 7. SEG can exchange segment
SEG5	79			pins and normal port by each bit.
SEG6	78			
SEG7	77			
SEG8	76			
SEG9	75			
SEG10	74			
SEG11	73			
SEG12	72			
SEG13	71			
SEG13	71			
SEG14 SEG15	69			
SEG16 SEG17	68 67			
SEG17 SEG18	66			
SEG18 SEG19				
	65			
SEG20	64			
SEG21	63			
SEG22	62			
SEG23	61			
SEG24	60			
SEG25	59			
SEG26	58			
SEG27	57			
SEG28	56			
SEG29	55			(Continue to next page)



Name	Pin No	I/O	Function	Description
SEG30	54	Output	LCD segment output pins	(Continued from previous page)
SEG31	53			
SEG32	52			
SEG33	51			
SEG34	50			
SEG35	49			
SEG36	48			
SEG37	47			
SEG38	46			
SEG39	45			
SEG40	44			
SEG41	43			
SEG42	42			
SEG43	41			
SEG44	40			
SEG45	39			
SEG46	38			
SEG47	37			
SEG48	36			
SEG49	35			
SEG50	34			
SEG51	33			
SEG52	32			
SEG53	31			
SEG54	30			
MMOD	10	Input	Memory mode switch input pins	Set always to V _{SS} .
DMOD	21	Input	Mode switch input pins	Set always to V _{DD5} .



4. Block Diagram




Figure: 4.1 Block Diagram



5. Electrical Characteristics

This datasheet describes the standard specification. Please ask our sales offices for the product specifications.

Model	KM101EF59F	KM101EF59R			
	Structure	CMOS integrated circuit			
Contents	Application	General purpose			
	Function	CMOS, 8-bit, single chip micro controller			



5.1 Absolute Maximum Ratings

 $V_{SS} = 0 V$

	Parameter		Symbol	Rating *1 *2	Unit
1	Power supply voltage		V_{DD5}	-0.3 to +7.0	
2	Capacity connection pin		V _{DD18}	-0.3 to +2.5	V
3	*4		V_{DD}	-0.3 to +4.6	
4	Input clamp current (ACZ)		I _C	-500 to +500	μА
5	Input pin voltage		V _I	-0.3 to V _{DD5} + 0.3	
6	Output pin voltage		Vo	-0.3 to V _{DD5} + 0.3	V
7	I/O pin voltage		V _{IO1}	-0.3 to V _{DD5} + 0.3	
8		P0	I _{OL1} (peak)	30	
9	Peak power current	Other than P0	I _{OL2} (peak)	20	
10		All pins	I _{OH} (peak)	-10	
11		P0	I _{OL1} (avg)	20	mA
12	Average output current *1	Other than P0	I _{OL2} (avg)	15	
13		All pins	I _{OH} (avg)	-5	
14	Power dissipation		P _T	400	mW
15	Operating ambient temperature	re	T _{opr}	-40 to +85	- °C
16	Storage temperature		T _{stg}	-55 to +125	

^{*1} Applied to any 100 ms period.

 $^{^{*}}$ 2 Connect approximate 1 μ F capacitor between VDD18/VDD power supply pin and the ground, and approximate 10-times capacitor connect to VDD18/VDD between VDD5 power supply pin and the ground for the internal power supply stabilization.

^{*3} The absolute maximum ratings are the limit values beyond which the LSI may be damaged.

^{*4} Applied only in Flash version.



5.2 Operating Conditions

	$Ta = -40 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C}$							
	Doromot	or	Symbol	mbol Conditions		Rating		
	Parameter		Symbol	Conditions	MIN	TYP	MAX	Unit
Pow	er supply volta	age *4						
1		In not using PLL	V _{DD5-1}	fosc ≤ 20 MHz [Double speed mode: fs ≤ 20 MHz]	2.2		5.5	
2	Power supply voltage	In using PLL	V _{DD5-2}	4.0 MHz ≤ fosc ≤ 10 MHz [Multiplied by 2 to 10: fs ≤ 20 MHz]	2.2		5.5	V
3			V _{DD5-3}	fx=32.768 kHz [Normal mode: fs=fx/2]	2.2		5.5	
4	Voltage to m RAM data	naintain	V _{DD5-4}	[During STOP mode]	1.8		5.5	
Operating speed *5								
5	5 Instruction execution		t _{c1}	V _{DD5} =2.2 V to 5.5 V	0.05			0
6	time		t _{c2}	V _{DD5} =2.2 V to 5.5 V	61			μS

^{*4} fosc: Input clock frequency to OSC1 pin. fx: Input clock frequency to XI pin

^{*5} t_{c1} : In the case of OSC1 as CPU clock, or OSC1 multiplied by PLL as CPU clock. t_{c2} : In the case of XI as CPU clock.



 V_{SS} = 0 V Ta = -40 °C to +85 °C


Darameter	Symbol	Conditions		Rating		Unit
Parameter	Symbol	Conditions	MIN	TYP	MAX	Offic

Crystal oscillator 1 Figure:1.5.1 [NORMAL mode]

7	Crystal frequency	f _{xtal1}	V_{DD5} = within the operation power supply voltage (Refer to the reference value of power supply voltage 1 to 3.)	2.0		20	MHz
8		C ₁₁			10		5F
9	External capacitors	C ₁₂			10		pF
10	Internal feedback resistor	R _{f10}	V _{DD5} =5.0 V		950		kΩ


Crystal oscillator 2 Figure:1.5.2 [SLOW mode]

11	Crystal frequency	f _{xtal2}	V _{DD5} =2.2 V to 5.5 V	2.0		20	MHz
12	External conceitors	C ₂₁			4		pF
13	External capacitors	C ₂₂			4		рг
14	Internal feedback resistor	R _{f20}	V _{DD5} =5.0 V		6		kΩ



divided by 1/2 Built-in feedback resistor

Figure: 5.1 Crystal oscillator 1



Instruction cycle becomes clock frequency divided by 1/2 Built-in feedback resistor

Figure: 5.2 Crystal oscillator 2



Connect external capacitors that suits the used pin. When crystal oscillator or ceramic oscillator is used, the frequency is changed depending on the condenser rate. Therefore, consult the manufacturer of the pin for the appropriate external capacitor.



 $V_{DD5} = 2.2 \text{ V to } 5.5 \text{ V}$ $V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Danamatan	0	O an alliliana		Rating		Unit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Onit
Exte	rnal clock input 1 OSC1 (O	SC2 is ur	nconnected)				
15	Clock frequency	f _{OSC1}		1.0		20.0	MHz
16	High level pulse width *6	t _{wh1}	Figure 4.5.2	22.5			
17	Low level pulse width *6	t _{wl1}	Figure:1.5.3	22.5			ns
18	Rising time *7	t _{wr1}	Figure:1.5.3	0		5.0	
19	Falling time *7	t _{wf1}		0		5.0	
Exte	rnal clock input 2 XI (XO is	unconne	cted)				
20	Clock frequency	f _{OSC2}			32.768		kHz
21	High level pulse width *6	t _{wh2}	Figure 4 5 4		4.5		
22	Low level pulse width *6	t _{wl2}	Figure:1.5.4		4.5		μS
23	Rising time *7	t _{wr2}	Figure:1.5.4	0		20	ns
24	Falling time *7	t _{wf2}		0		20	110

^{*6} The clock duty rate in the standard mode should be 45 % to 55 %

 ^{*7} Rising time and falling time differ depending on oscillation frequency.
 This is noted that the maximum value is a rough value, not a specified value.
 Consult the oscillator manufacturer and perform matching tests for determining appropriate values






Figure: 5.3 OSC1 Timing Chart




Figure: 5.4 XI Timing Chart



5.3 DC Characteristics

			T		14 - TC) C 10 +	50 0
	Darameter	Cumbal	Conditions		Rating		Unit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Offic
Power	r supply current *8 (NORMA	L mode: f	s=fosc/2 SLOW mode: fs=fx/2)				
1	Power supply current	I _{DD1}	fosc=20 MHz [Double-speed mode: fs=fosc] VDD5=5 V (In not using PLL)		4 (9)	8 (18)	
2		I _{DD2}	fosc=4 MHz [Multiplied by 5: fs=20 MHz] VDD5=5 V (In using PLL)		4 (10)	8 (20)	^
3		I _{DD3}	fosc=8 MHz [Double-speed mode: fs=fosc] VDD5=5 V (In not using PLL)		1.5 (5)	3 (9)	mA
4		I _{DD4}	fosc=4 MHz [Double-speed mode: fs=fosc] VDD5=5 V (In not using PLL)		1 (3)	2 (6)	
5		I _{DD5}	fx=32.768 MHz, [fs=fx/2] V _{DD5} =3 V Ta=25 °C		5 (60)	20 (120)	
6		I _{DD6}	fx=32.768 MHz, [fs=fx/2] V _{DD5} =3 V Ta=85 °C			75 (200)	
7	Supply current during	I _{DD7}	fx=32.768 MHz V _{DD5} =3 V Ta=25 °C		4 (6)	13 (18)	μΑ
8	HALT1 mode	I _{DD8}	fx=32.768 kHz V _{DD5} =3 V Ta=85 °C			70 (80)	
9	Supply current during	I _{DD9}	V _{DD5} =5 V Ta=25 °C		1 (2)	6 (7)	
10	STOP mode	I _{DD10}	V _{DD5} =5 V Ta=85 °C			60 (60)	

- *8 Measured under condition without load. (pull-up / pull-down resistors are unconnected.)
 - The supply current during operation, I_{DD1} to I_{DD2} are measured under the following conditions:
 After all I/O pins are set to input mode and the oscillation is set to <NORMAL mode>, the MMOD pin is at V_{SS} level, the input pins are at V_{DD5} level, and a 20 MHz square wave of V_{DD5} and V_{SS} amplitudes is input to the OSC1 pin.
 - The supply current during operation, I_{DD3} is measured under the following conditions:
 After all I/O pins are set to input mode and the oscillation is set to <SLOW mode>, the MMOD pin is at V_{SS} level, the input pins are at V_{DD5} level, and a 32.768 kHz square wave of V_{DD5} and V_{SS} amplitudes is input to the XI pin.
 - The supply current during HALT1 mode, I_{DD4} is measured under the following conditions:
 After all I/O pins are set to input mode and the oscillation is set to <HALT1 mode>, the input pins are at V_{DD5} level, and an 32.768 kHz square wave of V_{DD5} and V_{SS} amplitudes is input to the XI pin.
 - The supply current during STOP mode, I_{DD6} is measured under the following conditions:
 After the oscillation is set to <STOP mode>, the MMOD pin is at V_{SS} level, the input pins are at V_{DD5} level, and the OSC1 and XI pins are unconnected.
 - The values in parentheses are for Flash version.



				ı	Ta = -4	10 °C to +	35 °C
De	arameter	Symbol	Conditions		Rating		Lloit
Pa	arameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Input pin 1 N	MOD, DMOD, AT	RST					
11 Input hig	gh voltage	V _{IH1}		0.8V _{DD5}		V_{DD}	V
12 Input lov	w voltage	V _{IL1}		0		0.2V _{DD5}	V
13 Input lea	akage current	I _{LK1}	V _{IN} =0 V to V _{DD5}			± 2	μА
I/O pin 2 P2	7 (NRST)			<u>l</u>			
14 Input hig	gh voltage	V _{IH2}		0.8V _{DD5}		V _{DD5}	
15 Input lov	v voltage	V _{IL2}		0		0.15V _{DD5}	V
16 Pull-up	resistor	R _{RH1}	V _{DD5} =5.0V V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	kΩ
I/O pin 3 P1	0 to P16, P20 to P	24, P30 to	P36, P40 to P47, P50 to P57, P60 to	P67, P70	to P77		
17 Input hig	gh voltage	V _{IH3}		0.8V _{DD5}		V_{DD5}	V
18 Input lov	w voltage	V _{IL3}		0		0.2V _{DD5}	V
19 Input lea	akage current	I _{LK2}	V _{IN} =0 V to V _{DD5}			± 2	μΑ
20 Pull-up	resistor	R _{RH2}	V _{DD5} =5.0 V V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	1.0
21 Pull-dov	vn resistor	R _{RH1}	V _{DD5} =5.0 V V _{IN} =V _{SS} Pull-down resistor ON	10	50	100	kΩ
22 Output l	nigh voltage	V _{OH1}	V _{DD5} =5.0 V I _{OH} =-0.5 mA	4.5			\/
23 Output I	ow voltage	V _{OL1}	V _{DD5} =5.0 V I _{OL} =1.0 mA			0.5	V
I/O pin 4	P80 to P87, P90 to	o P95, PA	A0 to PA7, PB0 to PB3				
24 Input hig	gh voltage	V_{IH4}		0.8V _{DD5}		V_{DD5}	V
25 Input lov	w voltage	V_{IL4}		0		0.2V _{DD5}	V
26 Input lea	ak current	I _{LK3}	V _{IN} =0 V to V _{DD5}			± 2	μΑ
27 Pull-up	resistor	R _{RH3}	V _{DD5} =5.0 V V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	kΩ
28 Output h	nigh voltage	V _{OH2}	V _{DD5} =5.0 V I _{OH} =0.5 mA	4.5			V
29 Output I	ow voltage	V _{OL2}	V _{DD5} =5.0 V I _{OL} =1.0 mA			0.5	V



		ı		1	85 °C		
	Parameter	Symbol	Conditions		Rating		Unit
	raiaiiietei	Symbol	Conditions	MIN	TYP	MAX	Offic
I/O	pin 5 P00 to P07						
30	Input high voltage1	V _{IH5}		0.8V _{DD5}		V_{DD5}	V
31	Input low voltage1	V _{IL5}		0		0.2V _{DD5}	V
32	Input leak current	I _{LK4}	V _{IN} =0 V to V _{DD5}			± 2	μА
33	Pull-up resistor	R _{RH4}	V _{DD5} =5.0 V V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	kO
34	Pull-down resistor	R _{RL2}	V _{DD5} =5.0 V V _{IN} =V _{SS} Pull-down resistor ON	10	50	100	kΩ
35	Output high voltage	V _{OH3}	V _{DD5} =5.0 V I _{OH} =0.5 mA	4.5			
36	Output low voltage1	V _{OL3}	V _{DD5} =5.0 V I _{OL} =1.0 mA LED output OFF			0.5	V
37	Output low voltage2	V _{OL4}	V _{DD5} =5.0 V I _{OL} =15 mA LED output ON			1.0	
I/O	pin 6 P20 (during used a	s ACZ) aı	nd P21 (during used as ACZ) are regul	ated at 5.0) V		
38	Input high voltage1	V _{DHH}		4.5			
39	Input high voltage2	V _{DHL}	Figure: 5.5	1.5			V
40	Input low voltage1	V_{DLH}	rigure. 5.5			3.5	V
41	Input low voltage2	V _{DLL}				0.5	
42	Input clamp current	I _{C3}	V _{IN} > V _{DD5} , V _{IN} < 0 V		-	± 500	μА



	Parameter	Cumbal	Conditions		Rating		Unit		
	Farameter	Symbol Conditions -		MIN	TYP	MAX	Offic		
Dis	play output pin 1 COM0 to 0	COM3 (A	t V _{LC1} , V _{SS} Voltage output) *9						
43	Output high voltage (In V _{LC1} voltage output)	V _{OCOMH}	V _{DD5} =V _{LC1} =5.0 V I _{COM} = -10 μA	4.4			.,		
44	Output low voltage (In V _{SS} voltage output)	V _{OCOML}	V _{DD5} =V _{LC1} =5.0 V I _{COM} =10 μA			0.6	V		
Dis	Display output pin 2 SEG0 to SEG54 (At V _{LC1} , V _{SS} Voltage output) *10								
45	Output high voltage (In V _{LC1} voltage output)	V _{OSEGH}	V _{DD5} =V _{LC1} =5.0 V I _{SEG} = -2 μΑ	4.4			.,		
46	Output low voltage (In V _{SS} voltage output)	V _{OSEGL}	V _{DD5} =V _{LC1} =5.0 V I _{SEG} =2 μA			0.6	V		
Dis	olay power pin 1 V _{LC1} , V _{LC}	2, V _{LC3}							
47		R _{VL1}	Ta=+25 °C *11	142.5	300	570			
48	Internal dividing resistor	R _{VL2}	(Impedance between V _{LC1} and V _{SS})	15	30	60	kΩ		

^{*9} However, COM0 to COM3 are also used as P84 to P87.

^{*10} However, SEG0 to SEG54 are also used as P10 to P16, P20 to P24, P30 to P36, P40 to P47, P50 to P57, P60 to P67, P70 to P77and P80 to 83.

^{*11} Summation of 3 resistors among VLC1 and VLC2, VLC2 and VLC3, VLC3 and VSS



5.4 A/C Converter Characteristics

 V_{DD5} =5.0 V V_{SS} =0 V $Ta = -40 \,^{\circ}\text{C to } +85 \,^{\circ}\text{C}$

	Doromotor	C: mala al	Conditions		l loit		
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
1	Rising time	t _{rs}	Figure F F	30			
2	Falling time	t _{fs}	Figure: 5.5	30			μS




Figure: 5.5 Operation of AC Zero-Cross Detection Circuit



5.5 A/D Converter Characteristics

 V_{DD5} =5.0 V V_{SS} =0 V Ta = -40 $^{\circ}$ C to +85 $^{\circ}$ C

	_				Rating	10 °C 10 +	
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
1	Resolution					10	Bits
2	Non-linearity error 1		V _{DD5} =5.0 V, V _{SS} =0 V			±3	
3	Differential linearity error 1		V _{ref+} =5.0 V T _{AD} =800 ns *12			±3	LSB
4	Zero transition voltage		V _{DD5} =5.0 V, V _{SS} =0 V	-30	10	30	
5	Full-scale transition voltage		V _{ref+} =5.0 V T _{AD} =800 ns *12	4970	4990	5030	mV
6			T _{AD} =800 ns *12	12.93			
7	A/D conversion time		fx=32.768 kHz T _{AD} =15.2 μs *12	427.25			
8			T _{AD} =800 ns *12	1.6			μS
9	Sampling time		fx=32.768 kHz fs=8.192 kHz T _{AD} =15.2 μs *12	30.52			
10	Reference voltage	V _{ref+}	Note)	2.0		V_{DD5}	V
11	Analog input voltage			V _{SS}		V _{ref+}	V
12	Analog input leakage current		When channel is OFF V _{ADIN} =0 V to 5.0 V			±2	٨
13	Reference voltage pin input leakage current		When V_{REF+} is OFF $V_{ss} \le V_{REF+} \le V_{DD5}$			±5	μΑ
14	Ladder resistance	R _{LADD}	V _{DD5} =5.0 V	15	40	80	kΩ

 T_{AD} is A/D conversion clock cycle. The values of 2 to 5 are guaranteed on the condition that $V_{DD5}=V_{ref+}=5$ V, $V_{SS}=0$ V.

Note) The voltage difference between $\rm V_{\mbox{ref+}}$ and $\rm V_{\mbox{SS}}$ should be set to more than 2 V.



The reference voltage input to VREF+ pin should be used on the condition of 2.0 V \leq VREF+ \leq VDD5 to avoid the malfunctions of microcontroller.



5.6 D/A Converter Characteristics

 V_{DD5} =5.0 V V_{SS} =0 V Ta = 25 °C

	Dovemeter	Cy made al	Conditions		Rating		l lmit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
1	Resolution			-	-	8	Bits
2	Reference voltage low level	D _{AVSS}		V _{SS}	-		
3	Reference voltage high level	D _{AVDD}			-	V_{DD5}	
4	Zero scale output voltage	V _{ZS}	V _{DD5} =5.0 V, V _{SS} =0 V D7 to D0=ALL "L"	-0.05	0	0.05	V
5	Full scale output voltage	V _{FS}	V _{DD5} =5.0 V, V _{SS} =0 V D7 to D0=ALL "H"	4.93	4.98	5.03	
6	Analog output resistance (Minimum reference resistance)	R _{OAT}		5	10	15	kΩ
7	Non-linearity error	N _{LE}	V _{DD5} =5.0 V, V _{SS} =0 V	-	± 2.0	± 3.0	
8	Differential non-linearity error	D _{NLE}	V _{DD5} =5.0 V, V _{SS} =0 V	-	± 2.0	± 3.0	LSB
9	Settling time	T _{SET}	External capacitor CL=15 pF All bits are set to ON or OFF	-	1.5	3.0	μS



5.7 Auto Reset Characteristics

 V_{DD5} = V_{RST} to 5.0 V V_{SS} =0 V Ta = -40 °C to +85 °C

Parameter		Oh. al	Overske die		1.1			
		Symbol	Symbol Conditions		TYP	MAX	Unit	
Power supply voltage								
1	Operation voltage	V _{DD7}	Auto reset is used	V_{RST}		5.5	V	
Power supply voltage								
2	Power supply detection level	V _{RST}		3.7		4.5	V	
3	Supply voltage change rate	Δt/ΔV		250			μs/V	
Power supply current								
4	Auto reset power consumption	I _{DD7}	V _{DD5} =5 V		220	330	μА	



5.8 Audio Output Characteristics

 $V_{DD5}=V_{RST}$ to 5.0 V $V_{SS}=0$ V Ta = -40 °C to +85 °C

1a = -40 C to +65 C									
Parameter		Cumbal	/mbol Conditions		1.1:4				
		Symbol		MIN	TYP	MAX	Unit		
Out	Output pin 7 DA1_AOUT								
1	Power supply voltage	AV_{DD}	AV _{DD} =V _{DD5}	4.5		5.5	V		
2	Signal-to-noise ratio	S/N	AV _{DD} =5 V (Note1)	80	88		dB		
3	Dynamic range	D.R.	AV _{DD} =5 V (Note1)	70	78		dB		
4	Total harmonic distortion ratio	THD+N	AV _{DD} =5 V (Note1)		0.16	0.26	%		
5	Output impedance	R _{AOUT}	AV _{DD} =5 V	0.25		2.0	kΩ		
Output pin 8 DA1_DOUT									
6	Output voltage high level	V _{OH2}	V _{DD5} =5.0 V I _{OH} =-2 mA	4.5			V		
7	Output voltage low level	V _{OL2}	V _{DD5} =5.0 V I _{OL} =2.0 mA			0.5	V		

(Note1) This is the value sampling 1kHz SIN wave at 20kHz and recording with 16bit-PCM. (Note2) H2,H3 and H4 are the output level at the measuring point on the audio characteristic measuring circuit (Figure: 5.6).




Figure: 5.6 Audio Characteristic Measuring Circuit (a)



 $\ensuremath{\mathsf{AVDD}}$ and $\ensuremath{\mathsf{VDD5}}$ should be at the same electric potential regardless of whether or not the audio production function is used.






Figure: 5.7 Audio Characteristic Measuring Circuit (b)



5.9 Flash EEPROM Program Conditions

Item		Symbol	Condition	Rating			Unit
			Condition	MIN	TYP	MAX	Offic
1	Programming voltage level	V _{DD5-6}		2.7		5.5	V
2	Data retention period	Thold		10			Years
3	Programming guarantee number times	E _{MAX}				1000	Times



6. Package Dimension

■ QFP 100-pin (18 mm x 18 mm, 0.65 mm pitch)




Figure: 6.1 Package Dimension



The external dimensions of the package are subject to change. Before using this product, please obtain product specifications from the sales offices.



Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.

Apr 11, 2012 Rev1.01