

8-bit Microcontroller

KM101EF56K/57G/76K Series Datasheet

The information described in this Datasheet is the exclusive intellectual property of Nuvoton Technology Corporation Japan and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing document only for reference purposes of KM101EF56K/57G/76K Series based system design. Nuvoton assumes no responsibility for errors or omissions. All data and specifications are subject to change without notice.

For additional information or question, please contact Nuvoton Technology Corporation Japan. www.nuvoton.co.jp

1. Overview

1.1 Overview

The KM101E series of 8-bit single-chip microcontrollers incorporate multiple types of peripheral functions. This chip series is well suited for camera, VCR, MD, TV, CD, LD, printer, telephone, home automation, pager, air conditioner, PPC, fax machine, music instrument and other applications.

This LSI brings to embedded microcontroller applications flexible, optimized hardware configurations and a simple efficient instruction set. KM101EF57 series has an internal 128 KB of ROM and 6 KB of RAM. Peripheral functions include 5 external interrupts, 29 internal interrupts including NMI, 12 timer counters, 4 types of serial interfaces, A/D converter, D/A converter, LCD driver, 2 types of watchdog timer, data automatic function and buzzer output. The system configuration is suitable for in camera, timer selector for VCR, CD player, or mini-component.

With 5 oscillation systems (high-speed (internal frequency: 20 MHz), high-speed (crystal/ceramic frequency: max. 10 MHz) / low-speed (internal frequency: 30 kHz), low-speed (crystal/ceramic frequency: 32.768 kHz) and PLL: frequency multiplier of high frequency) contained on the chip, the system clock can be switched to high-speed frequency input (NORMAL mode), PLL input (PLL mode), or to low-speed frequency input (SLOW mode). The system clock is generated by dividing the oscillation clock or PLL clock. The best operation clock for the system can be selected by switching its frequency ratio by programming. High speed mode has the normal mode which is based on the clock dividing fpll, (fpll is generated by original oscillation and PLL), by 2 (fpll/2), and the double speed mode which is based on the clock not dividing fpll.

A machine cycle (minimum instruction execution time) in the normal mode is 200 ns when the original oscillation fosc is 10 MHz (PLL is not used). A machine cycle in the double speed mode, in which the CPU operates on the same clock as the external clock, is 100 ns when fosc is 10 MHz. A machine cycle in the PLL mode is 50 ns (maximum).

1.2 Product Summary

This datasheet describes the following model.

Model	ROM Size	RAM Size	Classification	Package
KM101EF76K	256 KB	10 KB	Flash EEPROM version	LQFP 128-pin
KM101EF57G	128 KB	6 KB	Flash EEPROM version	LQFP 80-pin TQFP 80-pin
KM101EF56K	256 KB	10 KB	Flash EEPROM version	QFP 100-pin

Table: 1.1 Product Summary

2. Hardware Functions

• ROM / RAM capacity	KM101EF76K: ROM 256 KB / RAM 10 KB KM101EF57G: ROM 128 KB / RAM 6 KB KM101EF56K: ROM 256 KB / RAM 10 KB
• Package:	KM101EF76K: LQFP 128-pin (18 mm × 18 mm / 0.5 mm pitch) KM101EF57G: LQFP 80-pin (14 mm × 14 mm / 0.65 mm pitch) TQFP 80-pin (12 mm × 12 mm / 0.5 mm pitch) KM101EF56K: QFP 100-pin (18 mm × 18 mm / 0.65 mm pitch)
Machine Cycle	High-speed mode 0.05 µs/20 MHz (2.7 V to 5.5 V) 0.125 µs/8 MHz (1.8 V to 5.5 V) Low-speed mode 62.5 µs/ 32 kHz (1.8 V to 5.5 V)
Clock Gear Circuit	Internal system clock speed is changeable by selecting division ratio of oscillation clock. (Divided by 1, 2, 4, 16, 32, 64, 128)
Oscillation Circuit	4 types High-speed (Internal oscillation: frc), High-speed (crystal/ceramic: fosc), Low-speed (Internal oscillation: frcs), Low-speed (crystal/ceramic: fx) High-speed internal oscillation 20 MHz / 16 MHz (selectable) Low-speed internal oscillation 30 kHz
• Clock Multiplication G	Circuit
	PLL circuit output clock (fpll) fosc multiplied by 2, 3, 4, 5, 6, 8, 10, 1/2 × frc multiplied by 4, 5 enabled * When clock multiplication circuit is not used, fpll = fosc or fpll = frc * Selectable from high-speed clock for peripheral functions (fpll-div) fpll, fpll divided by 2, 4, 8, 16
• Memory bank	Data memory space is expanded by the bank system. Bank for the source address / Bank for the destination address.
• Operation Mode	NORMAL mode (high-speed mode) PLL mode SLOW mode (low-speed mode) HALT mode STOP mode and operation clock switching
• Operating Voltage	1.8 V to 5.5 V

• Operation ambient temperature

-40 °C to +85 °C

• Interrupt

Interrupt	KM101EF76K 36 sets	KM101EF57G 34 sets	KM101EF56K 36 sets
<overrun interrupt=""></overrun>			
Non-maskable interrupt (NMI)		\checkmark	
<timer interrupt=""></timer>			
Timer 0 interrupt		\checkmark	
Timer 1 interrupt		\checkmark	
Timer 2 interrupt		\checkmark	
Timer 3 interrupt		\checkmark	
Timer 4 interrupt		\checkmark	
Timer 6 interrupt		\checkmark	
Timer 7 interrupt		\checkmark	
Time-base interrupt		\checkmark	
Timer 7 compare register 2 match interrupt		\checkmark	
Timer 8 interrupt	√		
Timer 8 compare register 2 match interrupt	√		
PWM overflow interrupt	√ √	<u>الم</u>	
PWM under flow interrupt	<u>الا</u>		1
Timer 9 compare register 2 match interrupt	<u>الم</u>		
24H timer interrupt	<u>الم</u>		<u>ا</u>
Alarm match interrupt	N	V	
<serial interrupt=""></serial>	,	,	,
LIN interrupt	ν	√	
Serial 0 interrupt			
Serial 0 UART reception interrupt			
Serial 1 interrupt			
Serial 1 UART reception interrupt			
Serial 2 interrupt		V	
Serial 2 UART reception interrupt			
Serial 3 interrupt		-	
Serial 3 UART reception interrupt		-	
Serial 4 interrupt			
Serial 4 stop condition interrupt		V	
	,	,	,
A/D conversion interrupt		\checkmark	
<data automatic="" interrupt="" transfer=""></data>			
ATC1 interrupt			
<low detection="" interrupt="" voltage=""></low>			· · ·
Low voltage detection interrupt		\checkmark	
<external interrupt=""></external>			
IRQ0 (Edge selection, noise filter connectable)		\checkmark	\checkmark
IRQ1 (Edge selection, noise filter connectable)		\checkmark	\checkmark
IRQ2 (Edge selection, both edge interrupt, noise filter connectable)	\checkmark	\checkmark	\checkmark
IRQ3 (Edge selection, both edge interrupt, noise filter connectable)	\checkmark	\checkmark	
IRQ4 (Edge selection, both edge interrupt, noise filter connectable, KEY scan interrupt)	\checkmark	\checkmark	

- Timer Counter:
- 12 sets
 - General-purpose 8-bit timer \times 5 sets
 - General-purpose 16-bit timer \times 2 sets
 - General-purpose 16-bit timer \times 2 sets
 - Motor control 16-bit timer \times 1 set
 - 8-bit free-run timer \times 1 set-Time-base timer \times 1 set
 - Baud rate timer \times 1 set
 - 24H timer \times 1 set
- Timer 0 (General-purpose 8-bit timer)
 - Square wave output (Timer pulse output), added pulse (2 bits) type PWM output can be output to large current pin TM0IOB, event count, simple pulse width measurement
- Double-buffered compare register (\times 1) * Function in KM101EF76K and
 - KM101EF56K
 - Clock source
 - $fpll-div,\,fpll-div/4,\,fpll-div/16,\,fpll-div/32,\,fpll-div/64,\,fpll-div/128,$
 - fs/2, fs/4, fs/8, fslow, external clock, timer A output
- Real-time control

Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external interrupt 0 (IRQ0)

- Timer 1 (General-purpose 8-bit timer)
 - Square wave output (Timer pulse output), event
 - count 16-bit cascade connection (connected with timer 0)
 - Double-buffered compare register (× 1) * Function in KM101EF76K and KM101EF56K
 - Clock source
 - fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output
- Timer 2 (General-purpose 8-bit timer)
 - Square wave output (Timer pulse output), added pulse (2 bits) type PWM output can be output to large current pin TM2IOB, event count, simple pulse width measurement, 24-bit cascade connection (connected with timer 0, 1), timer synchronous output
 - Double-buffered compare register (\times 1)
 - Clock source
 - fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128,
 - fs/2, fs/4, fs/8, fslow, external clock, timer A output
 - Real-time control

Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external interrupt 0 (IRQ0)

- Timer 3 (General-purpose 8-bit timer)
 - Square wave output (Timer pulse output), event count
 - 16-bit cascade connection (connected with timer 2),

32-bit cascade connection (connected with timer 0, 1, 2)

- Double-buffered compare register (\times 1)
- Clock source
- fpll-div/, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output
- Timer 4 (General-purpose 8-bit timer)
 - Square wave output (Timer pulse output), added pulse (2bit) type PWM output, event count, simple pulse width measurement
 - Clock source
 - fpll-div, fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fslow, external clock, timer A output

• Timer Counter (continued)	Timer 6 (8-bit free-run timer, time-base timer) 8-bit free-run timer
(continued)	 Clock source fpll-div/2², fpll-div/2³, fpll-div/2¹², fpll-div/2¹³, fs, fslow, fslow/2², fslow/2³, fslow/2¹², fslow/2¹³ Time-base timer Interrupt generation cycle fpll-div/2⁷, fpll-div/2⁸, fpll-div/2⁹, fpll-div/2¹⁰, fpll-div/2¹³, fpll-div/2¹⁵, fslow/2⁷, fslow/2⁸, fslow/2⁹, fslow/2¹⁰, fslow/2¹³, fslow/2¹⁵
	 Timer 7 (General-purpose 16-bit timer) Clock source fpll-div, fs, external clock, timer A output, serial 0 transfer clock output, timer 6 compare match cycle divided by 1, 2, 4, 16 Hardware configuration Double-buffered compare register (× 2) Double-buffered input capture register (× 2) Timer interrupt (× 2 vector) Timer function Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous changeable) can be output to large current pin TM7IOB, timer synchronous output, event count, input capture function (both edges operable) Real-time control
	 Timer (PWM) output is controlled among the three values: "Fixed to High", "Fixed to Low", or "Hi-Z" at falling edge of external interrupt 0 (IRQ0) Timer 8 (General-purpose 16-bit timer) Clock source fall div. fa avternal clock, timer A output, timer 6 compare metch cycle divided by 1
	 fpll-div, fs, external clock, timer A output, timer 6 compare match cycle divided by 1, 2, 4, 16 Hardware configuration Double-buffered compare register (× 2) Double-buffered input capture register (× 1) Timer interrupt (× 2 vector) Timer function Square wave output (Timer pulse output), high-precision PWM output (cycle/duty continuous changeable) can be output to large current pin TM8IOB, event count, pulse width measurement, input capture function (both edges operable)
	 32-bit cascade connection (connected with timer 7), 32-bit PWM output, input capture is available in 32-bit cascade Timer 9 (Motor control 16-bit timer) Clock source
	 clock source fpll-div, fs, external clock, Timer A output divided by 1, 2, 4, 16 Hardware configuration Double-buffered compare register (× 2) Timer interrupt (× 3 vector) Timer function Square wave output (Timer pulse output) can be changed to large current output, complementary 3-phase PWM output, triangle wave and saw tooth wave are supported, dead time insertion available, event count Pin output control PWM output control is possible by external interrupt 0 to 4 (IRQ 0 to 4) ("Hi-z", output data fixed)
	 Timer A (baud rate timer) Clock output for peripheral functions Clock source fpll-div divided by 1/1, 2, 4, 8, 16, 32, and fs divided by 2, 4

• Timer Counter (continued)	 24H timer Clock source (Usable frequency) fpll (4 MHz, 4.19 MHz, 5 MHz, 8 MHz, 8.38 MHz, 10 MHz, 16 MHz, 16,77 MHz, 20 MHz), fx (32.768 kHz), frc (20 MHz, 16 MHz), frcs (30 kHz) Hardware configuration 0.5 seconds counter, minute counter, hour counter Alarm compare register (in 0.5 seconds, in minutes, in hours) (× 1) Timer interrupt (·×2 vector) Timer function Interval function (interrupts every 0.5 seconds, 1 second, 1 minute, 1 hour, 24 hours) Alarm function
• Watchdog timer	Overrun detection cycle is selectable from $fs/2^{16}$, $fs/2^{18}$, $fs/2^{20}$ Forced to reset inside LSI by hardware when a software processing error is detected twice
• Watchdog timer2	Overrun detection cycle is selectable from frcs/2 ⁴ , frcs/2 ⁵ , frcs/2 ⁶ , frcs/2 ⁷ , frcs/2 ⁸ , frcs/2 ⁹ , frcs/2 ¹⁰ , frcs/2 ¹¹ , frcs/2 ¹² , frcs/2 ¹³ , frcs/2 ¹⁴ , frcs/2 ¹⁵ Forced to reset inside LSI by hardware when a software processing error is detected twice
• Synchronous output	function (Timer synchronous output, interrupt synchronous output)
	Latch data is output from port 8 at the event timing of synchronous output signal of timer 1, timer 2, timer 7, or external interrupt2 (IRQ2)
Buzzer Output	Output frequency can be selected from fpll-div/2 ⁹ , fpll-div/2 ¹⁰ , fpll-div/2 ¹¹ , fpll-div/2 ¹² , fpll-div/2 ¹³ , fpll-div/2 ¹⁴ , fslow/2 ³ , fslow/2 ⁴
• A/D converter	KM101EF76K: 10-bit × 24 channels KM101EF57G: 10-bit × 12 channels KM101EF56K: 10-bit × 24 channels
• D/A converter	KM101EF76K: 8-bit × 4 channels KM101EF57G: 8-bit × 2 channels KM101EF56K: 8-bit × 4 channels
• Data automatic trans	sfer
	Data is automatically transferred in all memory space - External interrupt activation/internal event activation/software activation - Max. 255 byte continuous transfer - Serial continuous transmission and reception is supported - Burst transfer function (Including interrupt emergency stop)
• Serial interface	KM101EF76K: 5 systems KM101EF57G: 4 systems KM101EF56K: 5 systems
	 Serial interface 0 (Hardware LIN / Full duplex UART / Synchronous serial interface) Synchronous serial interface Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer Continuous transmission, continuous reception, continuous transmission and reception are available. Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A) Parity check, overrun error/framing error are detected Transfer bits 7 to 8 are selectable Hardware LIN Synch Break generation, Wake-up detection, Synch Break detection, Synch Field measurement are available

• Serial interface (continued)	 Serial interface 1 (Full duplex UART / Synchronous serial interface) Synchronous serial interface Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer Continuous transmission, continuous reception, continuous transmission and reception are available. Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A) Parity check, overrun error/framing error are detected Transfer bits 7 to 8 are selectable
	 Serial interface 2 (Full duplex UART / Synchronous serial interface) Synchronous serial interface Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer Continuous transmission, continuous reception, continuous transmission and reception are available. Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A) Parity check, overrun error/framing error are detected Transfer bits 7 to 8 are selectable
	 Serial interface 3 (Full duplex UART / Synchronous serial interface) * Function in KM101EF76K and KM101EF56K Synchronous serial interface Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer Continuous transmission, continuous reception, continuous transmission and reception are available. Full duplex UART (Baud rate timer: selected from timer 0 to 4, or timer A) Parity check, overrun error/framing error are detected Transfer bits 7 to 8 are selectable
	 Serial interface 4 (Multi master IIC / Synchronous serial interface) Synchronous serial interface Transfer clock source fpll-div/2, fpll-div/4, fpll-div/8, fpll-div/32, fs/2, fs/4, Timer 0 to 4, Timer A output divided by 1, 2, 4, 8, 16, External clock MSB/LSB first selectable, 1 to 8 bits of arbitrary transfer Continuous transmission, continuous reception, continuous transmission and reception are available. Multi master IIC

- 7, 10-bit slave address is settable
- General call communication mode is supported
- Auto reset circuit
- Low voltage detection circuit
- Clock Monitoring Function

• LED driver	8 sets							
• LCD driver	Segment output KM101EF76K: Max. 55 pins (SEG0 to SEG54) KM101EF57G: Max. 41 pins (SEG0 to SEG40) KM101EF56K: Max. 55 pins (SEG0 to SEG54) Segment output pins can be switched to I/O ports in 1 bit. * At reset, Segment outputs are input ports.							
	Common output: 4 pins							
	COM0 to 3 can be switched to I/O	ports in 1 bit.						
	Display mode selection							
	Static							
	1/2 duty, 1/2 bias							
	1/3 duty, $1/3$ bias							
	1/4 duty, 1/3 bias LCD driver clock							
	When the source clock is the main $1/2^{18}, 1/2^{17}, 1/2^{16}, 1/2^{15}, 1/2^{14}, 1/2^{13},$	clock (fpll) $1/2^{12} \cdot 1/2^{11}$						
	When the source clock is the sub clock (fslow) $1/2^9, 1/2^8, 1/2^7, 1/2^6$							
	Timer 0 to 4, Timer A output							
	LCD power supply							
	LCD power supply is separated from V_{DD5} . (can be used when $V_{LC1} \le V_{DD5}$)							
	External power supply voltage can be selectable.							
	(Supply voltage is supplied from V_{LC1} , V_{LC2} , and V_{LC3})							
	Internal dividing resistors							
	(External power supply voltage is divided the voltage input to V_{LC1} by internal							
_	resistors.)	1						
• Ports	Ports	KM101EF76K	KM101EF57G	KM101EF56K				
		(pins)	(pins)	(pins)				
	<i o="" ports=""></i>	104	70	104				
	LCD segment	55	41	55				
	LCD common	4	4	4				
	Serial interface communication	30	21	30				
	Timer I/O	34	21	28				
	Buzzer output	4	2	4				
	A/D input	24	16 5	24 5				
	External interrupt LCD power supply	10 3	3	3				
	LED driver (high-current)	8	8	8				
	High-speed oscillation	2	2	2				
	Low-speed oscillation	2	2	2				
	D/A output	4	2	4				
	<special function="" pins=""></special>	10	10	10				
	Operation mode input	3	3	3				
	Reset input	1	1	1				
	Analog reference voltage input	1	1	1				
	Power supply	4	4	4				
	<u> </u>							

3. Pin Description

3.1 Pin configuration




Figure: 3.1 Pin Configuration (KM101EF76K)




Figure: 3.2 Pin Configuration (KM101EF57G)




Figure: 3.3 Pin Configuration (KM101EF56K)

3.2 Pin Functions

Table: 3.1 Pin Function	ons (KM101EF76K)

KM101EF	-76K			
Pins	Pin No.	I/O	Functions	Descriptions
VSS VDD5	14 22 17	-	Power supply pins	Supply 1.8 V to 5.5 V to VDD5, and 0 V to VSS. Connect 0.1 μ F and more than 1 μ F of bypass capacitor for interna power stabilization
VDD18	19	-	Internal power output pin	Outputs internal power voltage 1.8 V. Connect 0.1 μ F and more than 1 μ F of bypass capacitor between VDD18 and VSS pins for internal power stabilization.
OSC1	15	Input	High-speed operation clock input pin	Connect these oscillation pins to ceramic oscillator or crystal oscillator for high-speed operation clock.
OSC2	16	Output	High-speed operation clock output pin	For external clock input, input to OSC1 and open OSC2. The chip will not operate with an external clock when using either STOP mode or SLOW mode
XI	12	Input	Low-speed operation clock input pin	Connect these oscillation pins to ceramic oscillator or crystal oscillator for low-speed operation clock.
XO	13	Output	Low-speed operation clock output pin	For external clock input, input to XI and open XO. The chip will not operate with an external clock when using STOP mode.
NRST	11	Input	Reset pin [Active low]	This pin resets the chip at power on, is allocated as P27 and contains an internal pull-up resistor (Typ. 50 k Ω). Setting this pin low initializes the internal state of the LSI. Thereafter, setting the input to high releases the reset. The hardware waits for the system clock to stabilize, then processes the reset interrupt. Also, if "0" is written to P27 and the reset is initiated by software, a low level will be output. The output has an Nch open-drain configuration. If a capacitor is to be inserted between NRST and VDS, it is recommended that a discharge diode be placed between NRST and VDD5.
ATRST	10	Input	Auto reset setting pin	Input "High" to enable auto reset function and "Low" to disable this function.
P00 P01 P02 P03 P04 P05 P06 P07	30 31 32 36 37 38 39 40	I/O	I/O port 0	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PODIR register. A pull-up /pull-down resistor for each bit can be selected individually by the POPLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull- down resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P10 P11 P12 P13 P14 P15 P16	112 111 110 109 108 107 106	I/O	I/O port 1	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P1DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P1PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull- down resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P20 P21 P22 P23 P24 P25 P26	41 42 43 44 45 15 16	I/O	I/O port 2	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P2DIR register. A pull-up resistor for each bit can be selected individually by the P2PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P27	11	Input	Input port 2	P27 is an Nch open-drain port. When "0" is written and the reset is initiated by software, a low level will be output.

KM101E	F76K			
Pins	Pin No.	I/O	Functions	Descriptions
P30 P31 P32 P33 P34 P35 P36	105 104 103 102 101 100	I/O	I/O port 3	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P3DIR register. A pull-up resistor for each bit can be selected individually by the P3PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P36 P40 P41 P42 P43 P44 P45 P46 P47	96 95 94 93 92 91 90 89 88	I/O	I/O port 4	 8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P4DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P4PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull-down resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P50 P51 P52 P53 P54 P55 P56 P57	73 74 75 76 77 78 79 80	I/O	I/O port 5	 8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P5DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P5PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P61 P62 P63 P64 P65 P66 P67	72 71 70 69 68 67 66	I/O	I/O port 6	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P6DIR register. A pull-up resistor for each bit can be selected individually by the P6PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P70 P71 P72 P73 P74 P75 P76 P77	65 60 59 58 57 56 55 55 54	I/O	I/O port 7	 8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P7DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P7PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P80 P81 P82 P83 P84 P85 P86 P87	54 53 52 51 50 49 48 47 46	I/O	I/O port 8	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P8DIR register. A pull-up resistor for each bit can be selected individually by the P8PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).

-76K	1/0		
Pin No.	1/0	Functions	Descriptions
12 13 113 114 115	I/O	I/O port 9	6-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P9DIR register. A pull-up resistor for each bit can be selected individually by the P9PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
116			
1 2 3 4 5 6	I/O	I/O port A	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PADIR register. A pull-up resistor for each bit can be selected individually by the PAPLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
7			
8			
124 123 122 121 120 119 118	I/O	I/O port B	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PBDIR register. A pull-up /pull-down resistor for each bit can be selected individually by the PBPLUD register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
23 24 25	I/O	I/O port C	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PCDIR register. A pull-up resistor for each bit can be selected individually by the
26 27 28			PCPLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
-			
87 86 85 84 83 82 81	1/0	I/O port D	 7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PDDIR register. A pull-up resistor for each bit can be selected individually by the PDPLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
36 92 73 56 68 105 38 95 60	I/O	Serial interface transmission data output pins	Transmission data output pins for serial interface 0, 1, 2, 3, and 4. The output configuration, either COMS push-pull or Nch open- drain can be selected by the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select the output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data output by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, SC3MD1, and SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
	Pin No. 12 13 113 114 115 116 1 2 3 4 5 6 7 8 124 123 122 121 120 119 118 117 23 24 25 26 27 28 29 87 86 85 84 83 82 81 36 92 73 56 68 105 38 95	Pin No. 12 I/O 12 I/O 13 I 113 I 114 I 115 I 114 I 115 I 116 I/O 2 I 3 I/O 2 I/O 3 I/O 2 I/O 123 I/O 122 I/I 120 I/I 121 I/O 122 I/I 123 I/O 124 I/O 119 I 118 I 23 I/O 24 I 25 I/O 26 I/O 27 I/O 86 I/O 87 I/O 86 I/O 92 I/O 36 I/O 92 I 36 I/O 92 I	I/O Functions 12 I/O I/O port 9 13 I/O I/O port 9 13 I I/O 113 I I/O 113 I I/O 114 I/O I/O port A 2 I/O I/O port A 3 I I/O 4 I I/O 5 I I/O 6 I/O I/O port B 123 I/O I/O port C 119 I I/O 119 I/O I/O port C 24 I/O I/O port C 24 I/O I/O port D 86 I I/O port D 86 I I/O port D 86 I/O Serial interface transmission data output pins 92 I/O Serial interface transmission data output pins 93 I/O I/O port D 86 I/O Serial interface transmission data output pins

KM101EI	-76K			
Pins	Pin No.	I/O	Functions	Descriptions
SBI0A SBI0B SBI1A SBI2A SBI2A SBI2B SBI3A SBI3B SBI3B SBI4A SBI4B	32 91 74 55 67 104 39 94 65 100	1/0	Serial interface reception data input pins	Reception data input pins for serial interface 0, 1, 2, 3, and 4.Pull- up resistor can be selected by the POPLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select input mode by the PODIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data input by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1,SC3MD1, and SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SBT0A	37	I/O	Serial interface clock I/O pins	Clock I/O pins for serial interface 0, 1, 2, 3, and 4.
SBT0B SBT1A SBT1B SBT2A SBT2B SBT3A SBT3B SBT3B	90 75 54 66 103 40 93 59			The output configuration, either CMOS push-pull or Nch open- drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select input mode or output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, SC3MD1, and SC4MD1) according to the communication mode. These can be used as normal I/O pins when the serial interface is not used.
SBT4B	101			
TXD0A TXD0B TXD1A TXD1B TXD2A TXD2B TXD2B TXD3A TXD3B	36 92 73 56 68 105 38 95		pins	In the serial interface 0, 1, 2, and 3 in UART mode, these pins are configured as the transmission data output pin. The output configuration, either CMOS push-pull or Nch open- drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU, and P7PLUD registers. Select output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data output by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, and SC3MD1). These can be used as normal I/O pins when the serial interface is not used.
RXD0A RXD0B RXD1A RXD1B RXD2A RXD2B RXD3A RXD3B	32 91 74 55 67 104 39 94	Input	UART reception data input pins	In the serial interface 0, 1, 2, and 3 in UART mode, these pins are configured as the reception data input pin. Pull-up resistor can be selected by the POPLUD, P3PLU, P4PLUD, P5PLUD, P6PLU, and P7PLUD registers. Select input mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data input by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, and SC3MD1). These can be used as normal I/O pins when the serial interface is not used.
SDA4A SDA4B	60 102	I/O	IIC data I/O pins	In the serial interface 4 in IIC mode, these pins are configured as the data input / output pin. For the output configuration, select Nch open-drain by the P3ODC and P7ODC register to select pull-up resistor by the P3PLU and P7PLUD register. Select output mode by the P3DIR and P7DIR register to select serial data input / output by the serial mode register 1 (SC4MD1). These can be used as normal I/O pins when the serial interface is not used.

KM101E	-76K			
Pins	Pin No.	I/O	Functions	Descriptions
SCL4A SCL4B	59 101	I/O	IIC clock I/O pins	In the serial interface 4 in IIC mode, these pins are configured as the clock input / output pin. For the output configuration, select Nch open-drain by the P3ODC and P7ODC register to select pull-up resistor by the P3PLU and P7PLUD register. Select output mode by the P3DIR and P7DIR register to select clock data input / output by the serial mode register 1 (SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
OCD_DATA	30	I/O	On-board programmer I/O pins	Data I/O pin and clock input pin for the on-board programmer.
OCD_CLK	31	Input		Refer to Technical Reference Manual. These can be used as normal I/O pins when the on-board programmer is not used.
TM0IOA	1	I/O	Timer I/O pins	Event count clock input, timer output, and PWM signal output pins
TM0IOB	37			for 8-bit timer 0 to 4. To use these pins for event clock input, input mode can be
TM0IOC	112			selected by the P0DIR, P1DIR, P6DIR, PADIR, TMCKSEL1,
TM1IOA	2			TMINSEL1, and TMINSEL2 registers.
TM1IOB	71			In input mode, pull-up resistors can be selected by the P0PLUD, P1PLUD, P6PLU, and PAPLU register.
TM1IOC	110			To use these pins for timer output or PWM signal output, select
TM2IOA	3			special function pins by the port 0 output mode register, port 1 out- put mode register, port 6 output mode register, and port A output
TM2IOB	37			mode register (P0OMD, P1OMD, P6OMD, and PAOMD) to select
TM2IOC	111			output mode by the P0DIR, P1DIR, P6DIR, and PADIR registers.
TM3IOA	4			These can be used as normal I/O pins when not used as timer I/O pins.
ТМЗІОВ	70			pino.
TM3IOC	109			
TM4IOA	5			
TM4IOB	69			
TM4IOC	108			
BUZZERA	80	Output	Buzzer output pins	Piezoelectric buzzer driving pin. Buzzer output is available to port
NBUZZERA	79			1, and port 5. The driving frequency can be set in the DLYCTR register.
BUZZERB	107			In order to select buzzer output to port 1 and port 5, select the
NBUZZERB	106			special function pin in the output mode registers (P10MD1, P10MD2, P50MD), and set the direction control registers (P1DIR, and P5DIR) to the output mode. At the same time, select buzzer output in the oscillation stabilization wait control register (DLYCTR). These can be used as normal I/O pins when the buzzer output function is not used.
TM7IOA	6	I/O	Timer I/O pins	Event count clock input, timer output, and PWM signal output pins
TM7IOB	32			for 16-bit timer 7, 8, and 9. To use these pins for event clock input, input mode can be
TM7IOC	107			selected by the P0DIR, P1DIR, and PADIR registers.
TM8IOA	7			In input mode, pull-up resistors can be selected by the P0PLUD,
TM8IOB	36			P1PLUD, and PAPLU register. To use these pins for timer output or PWM signal output, select
TM8IOC	106			special function pins by the output mode registers (POOMD,
TM9IOA	8			P10MD1, and PAOMD) to select output mode by the direction
ТМ9ІОВ	31			control registers (P0DIR, P1DIR, and PADIR). These can be used as normal I/O pins when not used as timer I/O pins.

KM101EI	F76K	1/0	Functions	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
TM9OD0A TM9OD1A TM9OD2A	53 52 51	Output	Timer output pins	Timer output and PWM signal output pins for 16-bit timer. To use these pins for timer output or PWM signal output, select special function pins by the output mode registers (P8OMD, and
TM9OD2A	50			PDOMD) to select output mode by the direction control registers (P8DIR, and PDDIR).
TM9OD3A	49			These can be used as normal I/O pins when not used as timer
TM9OD4A	49			output pins.
TM9OD08	87			
TM9OD1B	86			
TM9OD1B	85			
TM9OD3B	84			
TM90D4B	83			
TM9OD5B	82			
SDO0	53	Output	Synchronous output pins	8-bit synchronous output pins.
SDO0	52	Saiput		Synchronous output for each bit can be selected individually by the
SDO1 SDO2	52			port 8 synchronous output control register (P8SYO). To use these pins for synchronous output, set output mode by the P8DIR
SDO3	50			register.
SDO4	49			These pins can be used as normal I/O pins when not used as
SDO5	48			synchronous output pins.
SDO6	47			
SDO7	46			
VREF+	9	-	Reference power supply pin (+)	Reference power supply pin for the A/D converter. This pin is
			for A/D converter	generally used as VREF+ = VDD5.
AN0	1	Input	Analog input pins	Analog input pins for 24-channel, 10-bit A/D converter.
AN1	2			These pins can be used as normal input pins when not used as analog input pins.
AN2	3			
AN3	4			
AN4	5			
AN5	6			
AN6	7			
AN7	8			
AN8	124			
AN9	123			
AN10	122			
AN11	121			
AN12	120			
AN13	119			
AN14	118			
AN15	117			
AN16	116			
AN17	115			
AN18	114			
AN19	113			
AN20	112			
AN21	111			
AN22	110			
AN23	109			

PinsPin No.I/OFunctionsDescriptionsDA_A116OutputAnalog output pinsAnalog input pins for 4-channel, 8-bit D/A converter. These pins can be used as normal input pins when r analog input pins.DA_D4041InputExternal interrupt input pinsExternal interrupt input pins.IRQ0A41InputExternal interrupt input pinsExternal interrupt input pins. The valid edge for IRQ0A to IRQ4A and IRQ0B to IF selected by the IRQnICR register. IRQ0A and IRQ1A are able to determine AC zero or Both edge and pin voltage level for IRQ2A, IRQ3A, IRQ3A, IRQ3B, and IRQ4B, and IRQ4B are valid for interrupt. These pins can be used as normal input pins when r external interrupt pins.IRQ1B24InputAC zero-cross detection input pinsInput pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "Loy-leve times.ACZ041InputAC zero-cross detection input pinsInput pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "Loy-leve times.ACZ142InputAC zero-cross detection input pinsInput pins for interrupt circuit or the P21 input circuit uruit is at an intermediate level. It outputs "Loy-leve times. ACZ input signal is connected to the P20 input circuit uruit RQ4D interrupt circuit. When the AC zero-cross detection circuit. IRQ0A interrupt circuit. When the AC zero-cross detection circuit. IRQ0A interrupt circuit or the P21 input circuit and th interrupt circuit. When the AC zero-cross detection circuit. IRQ0A interrupt control registers (KEYT3_1IMD, KEYT These pins can be used as normal I/O pins when no key input pins. <th>not used as RQ4B can be ross. IRQ4A, IRQ2B, not used as vel" when the a" at all other it and the</th>	not used as RQ4B can be ross. IRQ4A, IRQ2B, not used as vel" when the a" at all other it and the
DA_B115These pins can be used as normal input pins when i analog input pins.DA_C72Test pins can be used as normal input pins when i analog input pins.IRQ0A41InputIRQ1A42IRQ2A43IRQ3A44IRQ4A45IRQ0B23IRQ1B24IRQ2B25IRQ3B26IRQ4B27ACZ041ACZ142KEY065KEY065KEY160KEY259	not used as RQ4B can be ross. IRQ4A, IRQ2B, not used as vel" when the a" at all other it and the
DA_B113DA_C72DA_D40IRQ0A41InputIRQ1A42IRQ2A43IRQ3A44IRQ4A45IRQ0B23IRQ1B24IRQ2B25IRQ3B26IRQ4B27ACZ041ACZ14242binsKEY065KEY160KEY160KEY259	RQ4B can be ross. IRQ4A, IRQ2B, not used as vel" when the el" at all other it and the
DA_C72DA_D40IRQ0A41InputIRQ1A42IRQ2A43IRQ3A44IRQ4A45IRQ0B23IRQ1B24IRQ3B26IRQ3B26IRQ4B27ACZ041ACZ142KEY065KEY160KEY160KEY259	ross. IRQ4A, IRQ2B, not used as vel" when the el" at all other it and the
IRQ0A41InputExternal interrupt input pinsExternal interrupt input pins. The valid edge for IRQ0A to IRQ4A and IRQ0B to IR selected by the IRQnICR register. IRQ0A and IRQ1A are able to determine AC zero or Both edge and pin voltage level for IRQ2A, IRQ3A, I IRQ3B, and IRQ1BIRQ1B24IRQ2B25IRQ3B26InputAC zero-cross detection input pinsInput pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-lev input is at an interrupt circuit or the P21 input circuit and th interrupt circuit. When the AC zero-cross detection circuit IRQ0A interrupt circuit or the P21 input circuit and th interrupt circuit. When the AC zero-cross detection circuit IRQ0A interrupt cortor the P21 input circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt circuit. When the AC zero-cross detection circuit and th interrupt cortor registers (KEYT3_1IMD, KEYT3 These pins can be used as normal input port.	ross. IRQ4A, IRQ2B, not used as vel" when the el" at all other it and the
IRQ1A42The valid edge for IRQ0A to IRQ4A and IRQ0B to IRIRQ2A43IRQ3A44IRQ3A44IRQ4A ato IRQ1A are able to determine AC zero or Both edge and pin voltage level for IRQ2A, IRQ3A, IIRQ4A45IRQ8BIRQ1B24IRQ2BIRQ3B26IRQ4BIRQ4B27Input pinsACZ041InputACZ142AC zero-cross detection input pinsIRQ1B24Input pinsIRQ4B27Input pinsACZ041InputACZ142Input pinsKEY065InputKEY160Key interrupt input pinsKEY25959	ross. IRQ4A, IRQ2B, not used as vel" when the el" at all other it and the
INCLTA42IRQ2A43IRQ3A44IRQ4A45IRQ0B23IRQ1B24IRQ2B25IRQ3B26IRQ4B27ACZ041ACZ14242PinsACZ14242Key interrupt input pinsKEY065KEY160KEY259	ross. IRQ4A, IRQ2B, not used as vel" when the el" at all other it and the
IRQ2A43IRQ0A and IRQ1A are able to determine AC zero crIRQ3A44IRQ4A45IRQ0B23Both edge and pin voltage level for IRQ2A, IRQ3A, IIRQ0B23IRQ3B, and IRQ4B are valid for interrupt. These pins can be used as normal input pins when r external interrupt pins.IRQ3B26IRQ3BIRQ4B27InputACZ041Input pinsACZ142AC zero-cross detection input pinsACZ142Input pinsKEY065Input KEY1KEY160Input KEY2KEY259S9	IRQ4A, IRQ2B, not used as vel" when the el" at all other it and the
IRQ4A45IRQ0B23IRQ1B24IRQ2B25IRQ3B26IRQ4B27ACZ041ACZ14242InputACZ14242InputACZ14242InputACZ14242InputACZ14242Input42Input42Input43Input44Input45Input46Input47Input48Input49Input49Input40Input41Input42Input43Input44Input45Input46Input47Input48Input49Input49Input40Input41Input42Input43Input44Input44Input45Input46Input47Input48Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input	not used as vel" when the el" at all other it and the
IRQ4A45These pins can be used as normal input pins when recternal interrupt pins.IRQ0B23IRQ1B24IRQ2B25IRQ3B26IRQ4B27InputAC zero-cross detection input pinsInput pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-lew input is at an intermediate level. It outputs "Low-leve times. ACZ input signal is connected to the P20 input circuit IRQ0A interrupt circuit or the P21 input circuit and the interrupt circuit. When the AC zero-cross detection or used, this pin can be used as normal input port.KEY065InputKey interrupt input pinsInput pins for interrupt based on ORed result of pin in These can be set as key input pins in increments of key interrupt control registers (KEYT3_1IMD, KEYT3_These pins can be used as normal I/O pins when normal input poins when normal input poins when normal input pins whe	vel" when the el" at all other it and the
IRQ0B23external interrupt pins.IRQ1B24IRQ2B25IRQ3B26IRQ4B27ACZ041InputAC zero-cross detection input pinsInput pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-lev input is at an intermediate level. It outputs "Low-leve times. ACZ input signal is connected to the P20 input circui IRQ0A interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit and the interrupt circuit and the interrupt circuit. When the AC zero-cross detection circuit an	vel" when the el" at all other it and the
IRQ2B25IRQ3B26IRQ4B27ACZ041ACZ14242InputACZ14242InputACZ14242InputACZ14242InputACZ14242Input42Input42Input42Input42Input42Input42Input42Input42Input42Input42Input42Input42Input42Input42Input42Input42Input43Input44Input44Input45Input46Input47Input48Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input49Input	el" at all other it and the
IRQ3B 26 IRQ4B 27 ACZ0 41 ACZ1 42 42 Input AC zero-cross detection input pins Input pins Input pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-lew input is at an intermediate level. It outputs "Low-leve times. ACZ input signal is connected to the P20 input circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. When the AC zero-cross detection circuit and the interrupt circuit. KEY0 65 Input Key interrupt input pins Input pins in increments of key interrupt control registers (KEYT3_1IMD, KEYT3_These pins can be used as normal I/O pins when normal pince control circuit and pince contrupins in increments of th	el" at all other it and the
IRQ4B27ACZ041InputAC zero-cross detection input pinsInput pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-lev input is at an intermediate level. It outputs "Low-leve times. ACZ input signal is connected to the P20 input circuit IRQ0A interrupt circuit or the P21 input circuit and th interrupt circuit. When the AC zero-cross detection or used, this pin can be used as normal input port.KEY065Input KEY1Input 60 KEY2InputKEY25959Key interrupt input pins	el" at all other it and the
ACZ041Input pinsAC zero-cross detection input pinsInput pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-lev 	el" at all other it and the
ACZ142pinsThe AC zero-cross detection circuit outputs "High-level input is at an intermediate level. It outputs "Low-level times. ACZ input signal is connected to the P20 input circuit 	el" at all other it and the
AC2142input is at an intermediate level. It outputs "Low-leve times. ACZ input signal is connected to the P20 input circu IRQ0A interrupt circuit or the P21 input circuit and th 	el" at all other it and the
KEY065InputKey interrupt input pinsInput pins for interrupt based on ORed result of pin i These can be set as key input pins in increments of key interrupt control registers (KEYT3_1IMD, KEYT3 These pins can be used as normal I/O pins when no	
KEY160These can be set as key input pins in increments of key interrupt control registers (KEYT3_1IMD, KEYT3 These pins can be used as normal I/O pins when no	
KETT S0 KEY2 59 KEY2 59	
KEY2 59 These pins can be used as normal I/O pins when no	3 2IMD).
KEY3 58 key input pins.	
KEY4 57	
KEY5 56	
KEY6 55	
KEY7 54	
LED0 30 Output LED driver pins Large current output pins.	
LED1 31 These pins can be used as normal I/O pins when no LED driver pins.	ot used as the
LED2 32	
LED3 36	
LED4 37	
LED5 38	
LED6 39	
LED7 40	
COM0 52 Output LCD common output pin These pins output common signal of required timing	for LCD
COM1 51 display. Connect to the common pins of LCD display panel.	
COM2 50 When the LCD functions are not used, these pins ca	an be used as
COM3 49 normal ports by the setting of the LCD output contro (LCCTR0).	
VLC146-LCD power supply pinsApply voltage of $5.5 \text{ V} \ge \text{VLC1} \ge \text{VLC2} \ge \text{VLC3} \ge 0 \text{ V}$	<i>'</i> .
VLC2 47 When LCD is not used, VLC1 to VLC3 can be used	
VLC3 48 ports by the setting of the LCD output control register	as normal

KM101EF56K/57G/76K Series

KM101E	F76K	I/O	Functions	Descriptions
Pins	Pin No.	0,1	Functions	Descriptions
SEG0	53	Output	LCD segment output pins	These pins output segment signal of required timing for LCD
SEG1	54			display. Connect to the segment pins of the LCD panel.
SEG2	55			When LCD display is turned off, VSS-level is output. These pins
SEG3	56			can be used as normal ports by the setting of the LCD output
SEG4	57			control registers (LCCTR1 to LCCTR7). SEG for each bit can be individually set as a segment pin or a
SEG5	58			normal port.
SEG6	59			
SEG7	60			
SEG8	65			
SEG9	66			
SEG10	67			
SEG11	68			
SEG12	69			
SEG13	70			
SEG14	71			
SEG15	72			
SEG16	73			
SEG17	74			
SEG18	75			
SEG19	76			
SEG20	77			
SEG21	78			
SEG22	79			
SEG23	80			
SEG23	88			
SEG24 SEG25	89			
SEG25 SEG26	90			
SEG20 SEG27	90			
SEG27 SEG28	91			
SEG30	94 05			
SEG31	95 06			
SEG32	96			
SEG33	100			
SEG34	101			
SEG35	102			
SEG36	103			
SEG37	104			
SEG38	105			
SEG39	106			
SEG40	107			
SEG41	108			
SEG42	109			
SEG43	110			
SEG44	111			
SEG45	112			
SEG46	113			
SEG47	114			
SEG48	115			
SEG49	116			(Continue to next pag

KM101EF76K		I/O Functions	Descriptions	
Pins	Pin No.	1/0	Functions	Descriptions
SEG50	117		LCD segment output pins	(Continued from previous page)
SEG51	118			
SEG52	119			
SEG53	120			
SEG54	121			
MMOD	18	Input	Memory mode switch input pins	Set to VDD5-level or VSS-level.
DMOD	20	Input	Mode switch input pins	Set always to VDD5-level. Only flash EEPROM version, DMOD contains an internal pull-up resistor.
RON	21	Input	Regulator control pin	When connecting the pull-up resistor with this pin, make it to 200Ω or less. Set always to VDD5-level.

Table: 3.2 Pin Funct	tions (KM101EF57G)

KM101	EF57G	1/0	Functions	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
VSS VDD5	14 22 17	-	Power supply pins	Supply 1.8 V to 5.5 V to VDD5, and 0 V to VSS. Connect 0.1μ F and more than 1 μ F of bypass capacitor for internal power stabilization
VDD18	19	-	Internal power output pin	Outputs internal power voltage 1.8 V. Connect 0.1 μ F and more than 1 μ F of bypass capacitor between VDD18 and VSS pins for internal power stabilization.
OSC1	15	Input	High-speed operation clock input pin	Connect these oscillation pins to ceramic oscillator or crystal oscillator for high-speed operation clock.
OSC2	16	Output	High-speed operation clock output pin	For external clock input, input to OSC1 and open OSC2. The chip will not operate with an external clock when using either STOP mode or SLOW mode
XI	12	Input	Low-speed operation clock input pin	Connect these oscillation pins to ceramic oscillator or crystal oscillator for low-speed operation clock.
XO	13	Output	Low-speed operation clock output pin	For external clock input, input to XI and open XO. The chip will not operate with an external clock when using STOP mode.
NRST	11	Input	Reset pin [Active low]	This pin resets the chip at power on, is allocated as P27 and contains an internal pull-up resistor (Typ. 50 k Ω). Setting this pin low initializes the internal state of the LSI. Thereafter, setting the input to high releases the reset. The hardware waits for the system clock to stabilize, then processes the reset interrupt. Also, if "0" is written to P27 and the reset is initiated by software, a low level will be output. The output has an Nch open-drain configuration. If a capacitor is to be inserted between NRST and VSS, it is recommended that a discharge diode be placed between NRST and VDD5.
ATRST	10	Input	Auto reset setting pin	Input "High" to enable auto reset function and "Low" to disable this function.
P00 P01 P02 P03 P04 P05 P06 P07	23 24 25 26 27 28 29 30	I/O	I/O port 0	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P0DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P0PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull- down resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P20 P21 P22 P23 P24 P25 P26	31 32 33 34 35 15 16	I/O	I/O port 2	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P2DIR register. A pull-up resistor for each bit can be selected individually by the P2PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P27	11	Input	Input port 2	P27 is an Nch open-drain port. When "0" is written and the reset is initiated by software, a low level will be output.
P33 P34 P35	73 72 71	I/O	I/O port 3	 3-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P3DIR register. A pull-up resistor for each bit can be selected individually by the P3PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).

KM101E	=57G	1/0	Functions	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
P43 P44	70 69	I/O	I/O port 4	5-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the
P45	68			P4DIR register. A pull-up /pull-down resistor for each bit can be selected
P46	67			individually by the P4PLUD register.
P47	66			A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pulldown resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P50	58	I/O	I/O port 5	8-bit CMOS tri-state I/O port.
P51	59			Each bit can be set individually as either an input or output by the P5DIR register.
P52	60			A pull-up /pull-down resistor for each bit can be selected
P53	61			individually by the P5PLUD register. A pull-up/down resistor connection for each port can be selected
P54	62			individually by the SELUD register. (A pull-up/pull down can not
P55	63			be mixed.)
P56	64			At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P57	65			
P62	57		I/O port 6	6-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the
P63	56			P6DIR register.
P64	55			A pull-up resistor for each bit can be selected individually by the P6PLU register.
P65	54 52			At reset, the input mode is selected and pull-up resistors are
P66 P67	53 52			disabled (high impedance).
P70	52	I/O	I/O port 7	8-bit CMOS tri-state I/O port.
P71	50	1/0		Each bit can be set individually as either an input or output by the
P72	49			P7DIR register. A pull-up /pull-down resistor for each bit can be selected
P73	48			individually by the P7PLUD register.
P74	47			A pull-up/down resistor connection for each port can be selected
P75	46			individually by the SELUD register. (A pull-up/pull down can not be mixed.)
P76	45			At reset, the input mode is selected and pull-up resistors are
P77	44			disabled (high impedance).
P80	43	I/O	I/O port 8	8-bit CMOS tri-state I/O port.
P81	42			Each bit can be set individually as either an input or output by the P8DIR register.
P82	41			A pull-up resistor for each bit can be selected individually by the
P83	40			P8PLU register. At reset, the input mode is selected and pull-up resistors are
P84	39			disabled (high impedance).
P85	38			
P86	37			
P87	36			
P90	12	I/O	I/O port 9	5-bit CMOS tri-state I/O port.
P91	13			Each bit can be set individually as either an input or output by the P9DIR register.
P92	74			A pull-up resistor for each bit can be selected individually by the
P93	75			P9PLU register.
P94	76			At reset, the input mode is selected and pull-up resistors are disabled (high impedance).

KM101E	F57G	1/0	Functions	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7	1 2 3 4 5 6 7 8	I/O	I/O port A	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PADIR register. A pull-up resistor for each bit can be selected individually by the PAPLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
PB0 PB1 PB2 PB3	80 79 78 77	I/O	I/O port B	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PBDIR register. A pull-up /pull-down resistor for each bit can be selected individually by the PBPLUD register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
SBO0A SBO0B SBO1A SBO1B SBO2A SBO4A SBO4B	26 70 58 46 54 50 73	I/O	Serial interface transmission data output pins	Transmission data output pins for serial interface 0, 1, 2, and 4. The output configuration, either COMS push-pull or Nch open-drain can be selected by the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select the output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data output by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1 to SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SBI0A SBI0B SBI1A SBI1B SBI2A SBI4A SBI4B	25 69 59 45 53 51 71	I/O	Serial interface reception data input pins	Reception data input pins for serial interface 0, 1, 2, and 4. Pull-up resistor can be selected by the POPLUD, P3PLU, P4PLUD, P5PLUD, P6PLUD, P6PLUD, P6PLUD, P6PLUD, P6PLUD, P6DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data input by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1 to SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SBT0A SBT0B SBT1A SBT1B SBT2A SBT4A SBT4B	27 68 60 44 52 49 72	I/O	Serial interface clock I/O pins	Clock I/O pins for serial interface 0, 1, 2, and 4. The output configuration, either CMOS push-pull or Nch open-drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select input mode or output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1, SC1MD1, SC2MD1 to SC4MD1) according to the communication mode. These can be used as normal I/O pins when the serial interface is not used.
TXD0A TXD0B TXD1A TXD1B TXD2A	26 70 58 46 54	Output	UART transmission data output pins	In the serial interface 0, 1, 2, and 3 in UART mode, these pins are configured as the transmission data output pin. The output configuration, either CMOS push-pull or Nch open- drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU, and P7PLUD registers. Select output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data output by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, and SC3MD1). These can be used as normal I/O pins when the serial interface is not used.

KM101EF	57G	1/0	Exactions	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
RXD0A RXD0B RXD1A RXD1B RXD2A	25 69 59 45 53	Input	UART reception data input pins	In the serial interface 0, 1, and 2 in UART mode, these pins are configured as the reception data input pin. Pull-up resistor can be selected by the POPLUD, P4PLUD, 5PLUD, P6PLU, and P7PLUD registers. Select input mode by the P0DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data input by the serial mode register 1 (SC0MD1 to SC2MD1). These can be used as normal I/O pins when the serial interface is not used.
SDA4A SDA4B	50 73	I/O	IIC data I/O pins	In the serial interface 4 in IIC mode, these pins are configured as the data input / output pin. For the output configuration, select Nch open-drain by the P3ODC and P7ODC register to select pull-up resistor by the P3PLU and P7PLUD register. Select output mode by the P3DIR and P7DIR register to select serial data input / output by the serial mode register 1 (SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SCL4A SCL4B	49 72	I/O	IIC clock I/O pins	In the serial interface 4 in IIC mode, these pins are configured as the clock input / output pin. For the output configuration, select Nch open-drain by the P3ODC and P7ODC register to select pull-up resistor by the P3PLU and P7PLUD register. Select output mode by the P3DIR and P7DIR register to select clock data input / output by the serial mode register 1 (SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
OCD_DATA OCD_CLK	23 24	I/O Input	On-board programmer I/O pins	Data I/O pin and clock input pin for the on-board programmer. Refer to Technical Reference Manual. These can be used as normal I/O pins when the on-board programmer is not used.
TM0IOA TM0IOB TM1IOA TM1IOB TM2IOA TM2IOB TM3IOA TM3IOB TM4IOA TM4IOB	1 27 2 57 3 27 4 56 5 55	I/O	Timer I/O pins	Event count clock input, timer output, and PWM signal output pins for 8-bit timer 0 to 4. To use these pins for event clock input, input mode can be selected by the P0DIR, P1DIR, P6DIR, PADIR, TMCKSEL1, TMINSEL1, and TMINSEL2 registers. In input mode, pull-up resistors can be selected by the P0PLUD, P1PLUD, P6PLU, and PAPLU register. To use these pins for timer output or PWM signal output, select special function pins by the port 0 output mode register, port 1 out- put mode register, port 6 output mode register, and port A output mode register (P0OMD, P10MD, P60MD, and PAOMD) to select output mode by the P0DIR, P1DIR, P6DIR, and PADIR registers. These can be used as normal I/O pins when not used as timer I/O pins.
BUZZERA NBUZZERA	65 64	Output	Buzzer output pins	Piezoelectric buzzer driving pin. Buzzer output is available to port 5. The driving frequency can be set in the DLYCTR register. In order to select buzzer output to port 5, select the special function pin in the port 5 output mode register (P5OMD), and set the P5DIR register to the output mode. At the same time, select buzzer output in the oscillation stabilization wait control register (DLYCTR). These can be used as normal I/O pins when the buzzer output function is not used.

KM101E	:F5/G	I/O	Functions	Descriptions
Pins	Pin No.	., O		
TM7IOA	6	I/O	Timer I/O pins	Event count clock input, timer output, and PWM signal output pins
TM7IOB	25			for 16-bit timer 7, 8, and 9. To use these pins for event clock input, input mode can be
TM8IOA	7			selected by the P0DIR and PADIR registers.
TM8IOB	26			In input mode, pull-up resistors can be selected by the P0PLUD
TM9IOA	8			and PAPLU register. To use these pins for timer output or PWM signal output, select
TM9IOB	24			special function pins by the port A output mode register to select
				output mode by the P0DIR and PADIR registers.
				These can be used as normal I/O pins when not used as timer I/O pins.
TM9OD0	43	Output	Timer output pins	Timer output and PWM signal output pins for 16-bit timer.
TM9OD1	42			To use these pins for timer output or PWM signal output, select
TM9OD2	41			special function pins by the P8OMD register to select output mode by the P8DIR register.
TM9OD3	40			These can be used as normal I/O pins when not used as timer
TM9OD4	39			output pins.
TM9OD5	38			
SDO0	43	Output	Synchronous output pins	8-bit synchronous output pins.
SDO1	42			Synchronous output for each bit can be selected individually by the port 8 synchronous output control register (P8SYO). To use these
SDO2	41			pins for synchronous output, set output mode by the P8DIR
SDO3	40			register.
SDO4	39			These pins can be used as normal I/O pins when not used as synchronous output pins.
SDO5	38			
SDO6	37			
SDO7	36			
VREF+	9	-	Reference power supply pin (+) for A/D converter	Reference power supply pin for the A/D converter. This pin is generally used as $VREF+ = VDD5$.
AN0	1	Input	Analog input pins	Analog input pins for 16-channel, 10-bit A/D converter.
AN1	2			These pins can be used as normal input pins when not used as analog input pins.
AN2	3			
AN3	4			
AN4	5			
AN5	6			
AN6	7			
AN7	8			
AN8	80			
AN9	79			
AN10	78			
AN11	77			
AN12	76			
AN13	75			
AN14	74			
AN15	73			
DA_A	76	Output	Analog output pins	Analog input pins for 2-channel, 8-bit D/A converter.
DA_B	30			These pins can be used as normal input pins when not used as analog input pins.
IRQ0	31	Input	External interrupt input pins	External interrupt input pins.
IRQ1	32			The valid edge for IRQ0 to 4 can be selected by the IRQnICR register. IRQ0, 1 are able to determine AC zero cross.
IRQ2	33			Both edge and pin voltage level for IRQ2, 3, 4 are valid for
IRQ3	34			interrupt. These pins can be used as normal input pins when not used as
	35	1	1	These ons can be used as normal induit dins when not used as

KM101EF	57G	1/0	Franklaue	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
ACZ0 ACZ1	31 32	Input	AC zero-cross detection input pins	Input pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-level" when the input is at an intermediate level. It outputs "Low-level" at all other times. ACZ input signal is connected to the P20 input circuit and the IRQ0 interrupt circuit or the P21 input circuit and the IRQ1 interrupt circuit. When the AC zero-cross detection circuit is not used, this pin can be used as normal input port.
KEY0	51	Input	Key interrupt input pins	Input pins for interrupt based on ORed result of pin inputs.
KEY1	50			These can be set as key input pins in increments of one bit by the key interrupt control registers (KEYT3 1IMD, KEYT3 2IMD).
KEY2	49			These pins can be used as normal I/O pins when not used as the
KEY3	48			key input pins.
KEY4	47			
KEY5	46			
KEY6	45			
KEY7	44			
LED0	23	Output	LED driver pins	Large current output pins.
LED1	24			These pins can be used as normal I/O pins when not used as the LED driver pins.
LED2	25			
LED3	26			
LED4	27			
LED5	28			
LED6	29			
LED7	30			
COM0	42	Output	LCD common output pin	These pins output common signal of required timing for LCD display.
COM1	41			Connect to the common pins of LCD display panel.
COM2 COM3	40 39			When the LCD functions are not used, these pins can be used as normal ports by the setting of the LCD output control register (LCCTR0).
VLC1	36	-	LCD power supply pins	Apply voltage of 5.5 V \geq VLC1 \geq VLC2 \geq VLC3 \geq 0 V.
V _{LC2}	37			When LCD is not used, VLC1 to VLC3 can be used as normal
V _{LC3}	38			ports by the setting of the LCD output control register 0 (LCCTR0).

KM101EF56K/57G/76K Series

KM101E	F57G	I/O	Functions	Descriptions
Pins	Pin No.	1/0	FUNCTIONS	Descriptions
SEG0	43	Output	LCD segment output pins	These pins output segment signal of required timing for LCD
SEG1	44			display. Connect to the segment pins of the LCD panel.
SEG2	45			When LCD display is turned off, VSS-level is output. These pins
SEG3	46			can be used as normal ports by the setting of the LCD output
SEG4	47			control registers (LCCTR1 to LCCTR7).
SEG5	48			SEG for each bit can be individually set as a segment pin or a normal port.
SEG6	49			nonnai port.
SEG7	50			
SEG8	51			
SEG9	52			
SEG10	53			
SEG11	54			
SEG12	55			
SEG13	56			
SEG14	57			
SEG14 SEG15	58			
SEG15	59			
SEG10 SEG17	60			
SEG18	61			
SEG18 SEG19	62			
	63			
SEG20				
SEG21	64			
SEG22	65			
SEG23	66			
SEG24	67			
SEG25	68			
SEG26	69			
SEG27	70			
SEG28	71			
SEG29	72			
SEG30	73			
SEG31	74			
SEG32	75			
SEG33	76			
SEG34	77			
SEG35	78			
SEG36	79			
SEG37	80			
SEG38	1			
SEG39	2			
SEG40	3			
MMOD	18	Input	Memory mode switch input pins	Set to VDD5-level or VSS-level.
DMOD	20	Input	Mode switch input pins	Set always to VDD5-level.
				Only flash EEPROM version, DMOD contains an internal pull-up resistor.
RON	21	Input	Regulator control pin	When connecting the pull-up resistor with this pin, make it to 200Ω
				or less. Set always to VDD5-level.

Table: 3.3 Pin Func	tions	(KM101EF56K)

KM101	EF56K	I/O	Functions	Descriptions
Pins	Pin No.	1/0	Functions	Descriptions
VSS VDD5	14, 22 17	-	Power supply pins	Supply 1.8 V to 5.5 V to VDD5, and 0 V to VSS. Connect 0.1μ F and more than 1 μ F of bypass capacitor for internal power stabilization
VDD18	19	-	Internal power output pin	Outputs internal power voltage 1.8 V. Connect 0.1 μ F and more than 1 μ F of bypass capacitor between VDD18 and VSS pins for internal power stabilization.
OSC1	15	Input	High-speed operation clock input pin	Connect these oscillation pins to ceramic oscillator or crystal oscillator for high-speed operation clock.
OSC2	16	Output	High-speed operation clock output pin	For external clock input, input to OSC1 and open OSC2. The chip will not operate with an external clock when using either STOP mode or SLOW mode
XI	12	Input	Low-speed operation clock input pin	Connect these oscillation pins to ceramic oscillator or crystal oscillator for low-speed operation clock.
хо	13	Output	Low-speed operation clock output pin	For external clock input, input to XI and open XO. The chip will not operate with an external clock when using STOP mode.
NRST	11	Input	Reset pin [Active low]	This pin resets the chip at power on, is allocated as P27 and contains an internal pull-up resistor (Typ. 50 k Ω). Setting this pin low initializes the internal state of the LSI. Thereafter, setting the input to high releases the reset. The hardware waits for the system clock to stabilize, then processes the reset interrupt. Also, if "0" is written to P27 and the reset is initiated by software, a low level will be output. The output has an Nch open-drain configuration. If a capacitor is to be inserted between NRST and VSS, it is recommended that a discharge diode be placed between NRST and VDD5.
ATRST	10	Input	Auto reset setting pin	Input "High" to enable auto reset function and "Low" to disable this function.
P00 P01 P02 P03 P04 P05 P06 P07	23 24 25 26 27 28 29 30	I/O	I/O port 0	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P0DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P0PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull- down resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P10 P11 P12 P13 P14 P15 P16	88 87 86 85 84 83 82	I/O	I/O port 1	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P1DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P1PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull- down resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P20 P21 P22 P23 P24 P25 P26	31 32 33 34 35 15 16	I/O	I/O port 2	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P2DIR register. A pull-up resistor for each bit can be selected individually by the P2PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P27	11	Input	Input port 2	P27 is an Nch open-drain port. When "0" is written and the reset is initiated by software, a low level will be output.

KM101EF56K				Descriptions
Pins	Pin No.	I/O	Functions Descriptions	Descriptions
P30 P31 P32 P33 P34 P35 P26	81 80 79 78 77 76 76	I/O	I/O port 3	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P3DIR register. A pull-up resistor for each bit can be selected individually by the P3PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P36 P40 P41 P42 P43 P44 P45 P46 P47	75 74 73 72 71 70 69 68 68 67	I/O	I/O port 4	 8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P4DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P4PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (However, pull-up and pull-down resistors cannot be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P50 P51 P52 P53 P54 P55 P56 P57	59 60 61 62 63 64 65 66	I/O	I/O port 5	 8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P5DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P5PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/down can not be selected individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P61 P62 P63 P64 P65 P66 P67	58 57 56 55 54 53 52	I/O	I/O port 6	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P6DIR register. A pull-up resistor for each bit can be selected individually by the P6PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P70 P71 P72 P73 P74 P75 P76 P77	51 50 49 48 47 46 45 44	I/O	I/O port 7	 8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P7DIR register. A pull-up /pull-down resistor for each bit can be selected individually by the P7PLUD register. A pull-up/down resistor connection for each port can be selected individually by the SELUD register. (A pull-up/pull down can not be mixed.) At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
P80 P81 P82 P83 P84 P85 P86 P87	44 43 42 41 40 39 38 37 36	I/O	I/O port 8	 8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P8DIR register. A pull-up resistor for each bit can be selected individually by the P8PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).

KM101EF56K			Descriptions	
Pins	Pin No.	I/O	Functions	Descriptions
P90 P91 P92 P93 P94 P95	12 13 89 90 91 92	I/O	I/O port 9	6-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the P9DIR register. A pull-up resistor for each bit can be selected individually by the P9PLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7	1 2 3 4 5 6 7 8	I/O	I/O port A	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PADIR register. A pull-up resistor for each bit can be selected individually by the PAPLU register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7	100 99 98 97 96 95 94 93	I/O	I/O port B	8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by the PBDIR register. A pull-up /pull-down resistor for each bit can be selected individually by the PBPLUD register. At reset, the input mode is selected and pull-up resistors are disabled (high impedance).
SBO0A SBO0B SBO1A SBO1B SBO2A SBO2B SBO3A SBO3B SBO4A SBO4B	26 71 59 46 54 81 28 74 50 78	Ι/Ο	Serial interface transmission data output pins	Transmission data output pins for serial interface 0, 1, 2, 3, and 4. The output configuration, either COMS push-pull or Nch open-drain can be selected by the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select the output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data output by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, SC3MD1, and SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SBI0A SBI0B SBI1A SBI2A SBI2B SBI3A SBI3B SBI4A SBI4B	25 70 60 45 53 80 29 73 51 76	1/0	Serial interface reception data input pins	Reception data input pins for serial interface 0, 1, 2, 3, and 4. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select input mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data input by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1,SC3MD1, and SC4MD1) These can be used as normal I/O pins when the serial interface is not used.

KM101EF56K			Functions	
Pins	Pin No.	I/O	Functions	Descriptions
SBT0A SBT0B SBT1A SBT1B SBT2A SBT2B SBT2B SBT3A SBT3B SBT4A SBT4B TXD0A TXD0B TXD1A	27 69 61 44 52 79 30 72 49 77 26 71 59	I/O Output	Serial interface clock I/O pins UART transmission data output pins	Clock I/O pins for serial interface 0, 1, 2, 3, and 4. The output configuration, either CMOS push-pull or Nch open-drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC, P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU and P7PLUD registers. Select input mode or output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial data output mode by serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, SC3MD1, and SC4MD1) according to the communication mode. These can be used as normal I/O pins when the serial interface is not used. In the serial interface 0, 1, 2, and 3 in UART mode, these pins are configured as the transmission data output pin. The output configuration, either CMOS push-pull or Nch open-drain can be selected with the P0ODC, P3ODC, P4ODC, P5ODC,
TXD1B TXD2A TXD2B TXD3A TXD3B	46 54 81 28 74			P6ODC, and P7ODC registers. Pull-up resistor can be selected by the P0PLUD, P3PLU, P4PLUD, P5PLUD, P6PLU, and P7PLUD registers. Select output mode by the P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data output by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, and SC3MD1). These can be used as normal I/O pins when the serial interface is not used.
RXD0A RXD0B RXD1A RXD1B RXD2A RXD2B RXD3A RXD3B	25 70 60 45 53 80 29 73	Input	UART reception data input pins	In the serial interface 0, 1, 2, and 3 in UART mode, these pins are configured as the reception data input pin. Pull-up resistor can be selected by the POPLUD, P3PLU, P4PLUD, P5PLUD, P6PLU, and P7PLUD registers. Select input mode by the PODIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers to select serial data input by the serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, and SC3MD1). These can be used as normal I/O pins when the serial interface is not used.
SDA4A SDA4B	50 78	I/O	IIC data I/O pins	In the serial interface 4 in IIC mode, these pins are configured as the data input / output pin. For the output configuration, select Nch open-drain by the P3ODC and P7ODC register to select pull-up resistor by the P3PLU and P7PLUD register. Select output mode by the P3DIR and P7DIR register to select serial data input / output by the serial mode register 1 (SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
SCL4A SCL4B	49 77	I/O	IIC clock I/O pins	In the serial interface 4 in IIC mode, these pins are configured as the clock input / output pin. For the output configuration, select Nch open-drain by the P3ODC and P7ODC register to select pull-up resistor by the P3PLU and P7PLUD register. Select output mode by the P3DIR and P7DIR register to select clock data input / output by the serial mode register 1 (SC4MD1). These can be used as normal I/O pins when the serial interface is not used.
OCD_DATA OCD_CLK	23 24	I/O Input	On-board programmer I/O pins	Data I/O pin and clock input pin for the on-board programmer. Refer to Technical Reference Manual. These can be used as normal I/O pins when the on-board programmer is not used.

KM101EF	-56K	1/0	Functions	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
TM0IOA	1	I/O	Timer I/O pins	Event count clock input, timer output, and PWM signal output pins
TM0IOB	27			for 8-bit timer 0 to 4. To use these pins for event clock input, input mode can be selected
TM0IOC	88			by the P0DIR, P1DIR, P6DIR, PADIR, TMCKSEL1, TMINSEL1, and
TM1IOA	2			TMINSEL2 registers.
TM1IOB	57			In input mode, pull-up resistors can be selected by the P0PLUD, P1PLUD, P6PLU, and PAPLU register.
TM1IOC	86			To use these pins for timer output or PWM signal output, select
TM2IOA	3			special function pins by the port 0 output mode register, port 1 output mode register, port 6 output mode register, and port A output mode
TM2IOB	27			register (P0OMD, P1OMD, P6OMD, and PAOMD) to select output
TM2IOC	87			mode by the P0DIR, P1DIR, P6DIR, and PADIR registers.
TM3IOA	4			These can be used as normal I/O pins when not used as timer I/O pins.
ТМЗІОВ	56			pino.
TM3IOC	85			
TM4IOA	5			
TM4IOB	55			
TM4IOC	84			
BUZZERA	66	Output	Buzzer output pins	Piezoelectric buzzer driving pin. Buzzer output is available to port
NBUZZERA	65			1, and port 5. The driving frequency can be set in the DLYCTR register.
BUZZERB	83			In order to select buzzer output to port 1 and port 5, select the
NBUZZERB	82			special function pin in the output mode registers (P10MD1, P10MD2, P50MD), and set the direction control registers (P1DIR, and P5DIR) to the output mode. At the same time, select buzzer output in the oscillation stabilization wait control register (DLYCTR). These can be used as normal I/O pins when the buzzer output function is not used.
TM7IOA	6	I/O	Timer I/O pins	Event count clock input, timer output, and PWM signal output pins
TM7IOB	25			for 16-bit timer 7, 8, and 9. To use these pins for event clock input, input mode can be
TM7IOC	83			selected by the P0DIR, P1DIR, and PADIR registers.
TM8IOA	7			In input mode, pull-up resistors can be selected by the P0PLUD, P1PLUD, and PAPLU register.
TM8IOB	26			To use these pins for timer output or PWM signal output, select
TM8IOC	82			special function pins by the output mode registers (POOMD,
TM9IOA	8			P10MD1, and PA0MD) to select output mode by the direction control registers (P0DIR, P1DIR, and PADIR).
ТМ9ЮВ	24			These can be used as normal I/O pins when not used as timer I/O pins.
TM9OD0	43	Output	Timer output pins	Timer output and PWM signal output pins for 16-bit timer.
TM9OD1	42			To use these pins for timer output or PWM signal output, select special function pins by the output mode registers (P8OMD, and
TM9OD2	41			PDOMD) to select output mode by the direction control registers
TM9OD3	40			(P8DIR, and PDDIR).
TM9OD4	39			These can be used as normal I/O pins when not used as timer output pins.
TM9OD5	38			

KM101E	F56K	1/0	Functions	Descriptions
Pins	Pin No.	10		Descriptions
SDO0 SDO1	43 42	Output	Synchronous output pins	8-bit synchronous output pins. Synchronous output for each bit can be selected individually by the port 8 synchronous output control register (P8SYO). To use
SDO2	41			these pins for synchronous output, set output mode by the P8DIR
SDO3	40			register. These pins can be used as normal I/O pins when not used as
SDO4	39			synchronous output pins.
SDO5	38			
SDO6	37			
SDO7	36			
VREF+	9	-	Reference power supply pin (+) for A/D converter	Reference power supply pin for the A/D converter. This pin is generally used as VREF+ = VDD5.
AN0	1	Input	Analog input pins	Analog input pins for 24-channel, 10-bit A/D converter.
AN1	2			These pins can be used as normal input pins when not used as analog input pins.
AN2	3			
AN3	4			
AN4	5			
AN5	6			
AN6	7			
AN7	8			
AN8	100			
AN9	99			
AN10	98			
AN11	97			
AN12	96			
AN13	95			
AN14	94			
AN15	93			
AN16	92			
AN17	91			
AN18	90			
AN19	89			
AN20	88			
AN21	87			
AN22	86			
AN23	85			
DA_A	92	Output	Analog output pins	Analog input pins for 4-channel, 8-bit D/A converter.
DA_B	91			These pins can be used as normal input pins when not used as
DA_C	58			analog input pins.
DA_D	30			
IRQ0	31	Input	External interrupt input pins	External interrupt input pins.
IRQ1	32			The valid edge for IRQ0 to IRQ4 can be selected by the IRQnICR
IRQ2	33			register. IRQ0 and IRQ1 are able to determine AC zero cross.
IRQ3	34			Both edge and pin voltage level for IRQ2, IRQ3 and IRQ4 are valid
IRQ4	35			for interrupt. These pins can be used as normal input pins when not used as external interrupt pins.

KM101EF56K			Franklaue	Descriptions
Pins	Pin No.	I/O	Functions	Descriptions
ACZ0 ACZ1	31 32	Input	AC zero-cross detection input pins	Input pins for an AC zero-cross detection circuit. The AC zero-cross detection circuit outputs "High-level" when the input is at an intermediate level. It outputs "Low-level" at all other times. ACZ input signal is connected to the P20 input circuit and the IRQ0 interrupt circuit or the P21 input circuit and the IRQ1 interrupt circuit. When the AC zero-cross detection circuit is not used, this pin can be used as normal input port.
KEY0	51	Input	Key interrupt input pins	Input pins for interrupt based on ORed result of pin inputs.
KEY1	50			These can be set as key input pins in increments of one bit by the key interrupt control registers (KEYT3_1IMD, KEYT3_2IMD).
KEY2	49			These pins can be used as normal I/O pins when not used as the
KEY3	48			key input pins.
KEY4	47			
KEY5	46			
KEY6	45			
KEY7	44			
LED0	23	Output	LED driver pins	Large current output pins. These pins can be used as normal I/O pins when not used as the
LED1	24			LED driver pins.
LED2	25			
LED3	26			
LED4	27			
LED5	28			
LED6	29			
LED7	30	-		
COM0	42	Output	LCD common output pin	These pins output common signal of required timing for LCD display.
COM1	41			Connect to the common pins of LCD display panel.
COM2 COM3	40 39			When the LCD functions are not used, these pins can be used as normal ports by the setting of the LCD output control register (LCCTR0).
VLC1	36	-	LCD power supply pins	Apply voltage of 5.5 V \geq VLC1 \geq VLC2 \geq VLC3 \geq 0 V.
VLC2	37			When LCD is not used, VLC1 to VLC3 can be used as normal
VLC3	38			ports by the setting of the LCD output control register 0 (LCCTR0).
SEG0	43	Output	LCD segment output pins	These pins output segment signal of required timing for LCD
SEG1	44	Output		display.
SEG2	45			Connect to the segment pins of the LCD panel.
SEG3	46			When LCD display is turned off, VSS-level is output. These pins can be used as normal ports by the setting of the LCD output
SEG4	47			control registers (LCCTR1 to LCCTR7).
SEG5	48			SEG for each bit can be individually set as a segment pin or a normal port.
SEG6	49			
SEG7	50			
SEG8	51			
SEG9	52			
SEG10	53			
SEG11	54			
SEG12	55			
SEG13	56			
SEG14	57			
SEG15	58			(Continue to next page)

KM101E	F56K	I/O	Functions	Descriptions
Pins	Pin No.	1/0	runctions	Descriptions
SEG16	59	Output	LCD segment output pins	(Continued from previous page
SEG17	60			
SEG18	61			
SEG19	62			
SEG20	63			
SEG21	64			
SEG22	65			
SEG23	66			
SEG24	67			
SEG25	68			
SEG26	69			
SEG27	70			
SEG28	71			
SEG29	72			
SEG30	73			
SEG31	74			
SEG32	75			
SEG33	76			
SEG34	77		1	
SEG35	78			
SEG36	79			
SEG37	80		1	
SEG38	81			
SEG39	82			
SEG40	83			
SEG41	84			
SEG42	85			
SEG43	86			
SEG44	87			
SEG45				
	88			
SEG46	89			
SEG47	90			
SEG48	91			
SEG49	92			
SEG50	93			
SEG51	94			
SEG52	95			
SEG53	96			
SEG54	97			
MMOD	18	Input	Memory mode switch input pins	Set to VDD5-level or VSS-level.
DMOD	20	Input	Mode switch input pins	Set always to VDD5-level. Only flash EEPROM version, DMOD contains an internal pull-up resistor.
RON	21	Input	Regulator control pin	When connecting the pull-up resistor with this pin, make it to 200Ω or less. Set always to VDD5-level.

4. Block Diagram




Figure: 4.1 Block Diagram (KM101EF76K)




Figure: 4.2 Block Diagram (KM101EF57G)

KM101EF56K/57G/76K Series

nuvoTon




Figure: 4.3 Block Diagram (KM101EF56K)

5. Electrical Characteristics

This manual describes standard specifications.

When using this LSI, consult our sales offices for the product specifications.

Structure	CMOS integrated circuit
Application	General-purpose
Function	CMOS 8-bit single chip microcontroller

Absolute Maximum Ratings 5.1

A. Absolute Maximum Ratings *2 *3 *4

					$V_{SS} = 0 V$
	Para	meter	Symbol	Rating	Unit
A1	Power supply vol	tage	V _{DD5}	-0.3 to +7.0	
A2	Power supply vol	tage	V _{DD18}	-0.3 to +2.5	V
A3	Input clamp current (ACZ)		IC	-500 to +500	μΑ
A4	Input pin voltage		VI	-0.3 to V _{DD5} +0.3 (upper limit 7.0 V)	
A5	Output pin voltage		Vo	-0.3 to VDD5 +0.3 (upper limit 7.0 V)	V
A6	I/O pin voltage) pin voltage		-0.3 to VDD5 +0.3 (upper limit 7.0 V)	
A7		LED output IOL1 (peak) 30			
A8	Peak output current	Other than LED output	I _{OL2} (peak)	20	
A9		All pins	I _{OH} (peak)	-10	~ ^
A10		LED output	I _{OL1} (avg)	20	- mA
A11	Average output current *1	Other than LED output	IOL2 (avg)	15	
A12		All pins	I _{OH} (avg)	-5	
A13	Power dissipation	 ר	PŢ	400	mW
A14	Operating ambie	nt temperature	T _{opr}	-40 to +85	•0
A15	Storage tempera	ture	TSTG	-55 to +125	- °C

*1 Applied to any 100 ms period.

*2 Connect at least one bypass capacitor of 1.0 µF or larger between V_{DD5} pin and GND for the internal power voltage stabilization.

Connect appropriate 0.1 μ F or 1.0 μ F capacitor between V_{DD18} pin and V_{SS} pin, near the microcontroller according to the figure shown *3 belowfor the internal power supply stabilization.




Figure: 5.1 Capacitor Connection between V_{DD18} and V_{SS} Pins

The absolute maximum ratings are the limit values beyond which the LSI may be damaged. *4

Operating Conditions 5.2

B. Operating Conditions

-		V _{SS} = 0 V Ta = -40 °C to +85 °C					
Devenedar		Symbol	Conditions	Rating			Unit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Offic

Power supply voltage *5

B1		V _{DD1}	fs ≤ 20 MHz *7	2.7	5.5	
B2		V_{DD2}	fs ≤ 10 MHz *8	2.7	5.5	
B3		V_{DD3}	fs ≤ 8 MHz *7	1.8	5.5	
B4	Power supply voltage	V_{DD4}	fs ≤ 8 MHz *7, *9	2.0	5.5	
B5		V_{DD5}	fs ≤ 4 MHz *8	1.8	5.5	V
B6		V_{DD6}	fs ≤ 4 MHz *8, *10	2.0	5.5	
B7		V_{DD7}	fs = 16.384 kHz	1.8	5.5	
B8	RAM retention power supply voltage	V _{DD8}	During STOP mode	1.8	5.5	

Operating speed *6

B9		t _{c1}	V _{DD5} = 2.7 V to 5.5 V *7	0.05		
B10		t _{c2}	V _{DD5} = 2.7 V to 5.5 V *8	0.10		
B11		t _{c3}	V _{DD5} = 1.8 V to 5.5 V *7	0.125		
B12	Instruction execution time fs	t _{c4}	V _{DD5} = 2.0 V to 5.5 V *7, *9	0.125		μS
B13		t _{c5}	V _{DD5} = 1.8 V to 5.5 V *8	0.25		
B14		t _{c6}	V _{DD5} = 2.0 V to 5.5 V *8, *10	0.25		
B15		t _{c7}	V _{DD5} = 1.8 V to 5.5 V	61		

*5 fs : Machine clock frequency

tc1 to 2: when the machine clock is selected from external high-speed oscillation, internal high-speed oscillation, or both the oscillations *6 when the machine clock is selected from external high-speed oscillation or internal high-speed oscillation. tc3

*7 When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b1"

*8 When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b0"


When setting frc=16 MHz, fs=frc/2 *9


*10 When setting frc=16 MHz, fs=frc/4

				Та	= 0 V 85 [°] C				
	Deremeter	Symbol Conditions		Rating			Unit		
	Parameter			MIN	TYP	MAX	Unit		
External Oscillator 1 Figure: 5.2									
B16	Frequency	f _{hosc1}	V _{DD5} is within the specified operating power supply voltage range. (Refer to the ratings B1 to B6 for the specified operating power supply volt- age range)	2.0		10	MHz		
B17	Internal feedback resistor	R _{f10}	V _{DD5} = 5.0 V		980		kΩ		

External Oscillator 2 Figure: 5.3

B18	Frequency	f _{sosc1}	V _{DD5} = 1.8 V to 5.5 V	3	32.768	kHz
B19	Internal feedback resistor	R _{f20}	V _{DD5} = 5.0 V		6.2	MΩ








Figure: 5.3 External Oscillator 2

Connect external capacitors suited for the used oscillator.

The reference value denotes external capacity value based on our matching result. When crystal oscillator or ceramic oscillator is used, the oscillation frequency is changed depending on the value of capacitor. For external capacity value, please consult the oscillator manufacturer and perform matching tests enough for determining appropriate values.

V_{DD5} = 1.8 V to 5.5 V

nuvoTon

-		0		Rating	ating	
Parameter	Symbol	Conditions	MIN	TYP	MAX	Un

External clock input 1 OSC1 (OSC2 is unconnected)

B20	Clock frequency	f _{hosc2}		2	10.0	MHz
B21	High-level pulse width *11		Figures 5.4	45		
B22	Low-level pulse width *11	t _{wl1}	Figure: 5.4	45		
B23	Rising time *12	t _{wr1}	Figure: 5.4	0	5.0	ns
B24	Falling time *12	t _{wf1}	Figure: 5.4	0	5.0	

External clock input 2 XI (XO is unconnected)

B25	Clock frequency	f _{sosc2}			32.768		kHz
B26	High-level pulse width *11	t _{wh2}			4.5		
B27	Low-level pulse width *11	t _{wl2}	Figure: 5.5		4.5		20
B28	Rising time *12	t _{wr2}		0		20	ns
B29	Falling time *12	$t_{\rm wf2}$	Figure: 5.5	0		20	

*11 The clock duty ratio should be 45% to 55%

*12 Rising time and falling time differ depending on the oscillation frequency. The max value is not a specified value but a rough value. Please consult the oscillator manufacturer and perform matching tests enough for determining appropriate values.




Figure: 5.4 OSC1 Timing Chart




Figure: 5.5 XI Timing Chart

5.3 DC Characteristics

C. DC Characteristics

 $V_{SS} = 0 V$ Ta = -40 °C to +85 °C

		Ia = -40 C to +85 C							
		Conditions	KM101EF76K KM101EF56K	KM101EF57G	Unit				
Parameter	Symbol		Rating	Rating					
			MIN TYP MAX	MIN TYP MAX					

Power supply current *13

1 0000	er supply current	. 13							
C1		I _{DD1}	fosc=10 MHz [Double-speed mode:fs=fosc] V _{DD5} =5 V (PLL is not used) *14	5.	2 14.4		5	14	
C2		I _{DD2}	fosc=10 MHz [Double-speed mode:fs=fosc] V _{DD5} =3 V (PLL is not used) *14	5.	7		5.5		
C3		I _{DD3}	fosc=8 MHz [Double-speed mode:fs=fosc] V _{DD5} =5 V (PLL is not used) *14	4.	7 13.4		4.5	13	
C4		I _{DD4}	fosc=8 MHz [Double-speed mode:fs=fosc] V _{DD5} =3 V (PLL is not used) *14	4.	7		4.5		
C5		I _{DD5}	fosc=4 MHz [Double-speed mode:fs=fosc] V _{DD5} =5 V (PLL is not used) *15	3.	7 11.4		3.5	11	
C6		I _{DD6}	fosc=4 MHz [Double-speed mode:fs=fosc] V _{DD5} =3 V (PLL is not used) *15	3.	7	:	3.5		mA
C7	Power supply	I _{DD7}	fosc=4 MHz [Multiplied by 10:fs=20 MHz] V _{DD5} =5 V (PLL is used) *14	8.	2 18.4		8	18	
C8	current during operation	I _{DD8}	fosc=4 MHz [Multiplied by 10:fs=20 MHz] V _{DD5} =3 V (PLL is used) *14	9.	2		9		
C9		I _{DD9}	frc=20 MHz [Double-speed mode:fs=frc] V _{DD5} =5 V (PLL is not used) *14	7.	7 16.4		7.5	16	
C10		I _{DD10}	frc=20 MHz [Double-speed mode:fs=frc] V _{DD5} =3 V (PLL is not used) *14	8.	7		3.5		
C11		1	frcs=30 kHz [fs=frcs/2] V _{DD5} =3 V Ta=25 °C ROM is executed.	7	5 90		50	65	
C12		I _{DD11}	frcs=30 kHz [fs=frcs/2] V _{DD5} =3 V Ta=85 °C ROM is executed.		250			150	
C13			frcs=30 kHz [fs=frcs/2] V _{DD5} =3 V Ta=25 °C RAM is executed. *16	1() 25		10	25	
C14		I _{DD12}	frcs=30 kHz [fs=frcs/2] V _{DD5} =3 V Ta=85 °C RAM is executed. *16		65			65	μA
	Power supply		frcs=30 kHz, V _{DD5} =3 V Ta=25 °C	6	15		6	15	
C16	current during HALT1	I _{DD13}	frcs=30 kHz, V _{DD5} =3 V Ta=85 °C		60			55	
	Power supply		V _{DD5} =5 V, Ta=25 °C	1	5	1	1	5	
C18	current during STOP	I _{DD14}	V _{DD5} =5 V, Ta=85 °C		45			40	

- *13 Measured without loading (pull-up and pull-down resistors are not connected.)
 - To measure the power supply current in operation I_{DD1} to I_{DD10} :
 - 1. Set the all I/O pins to input mode.
 - 2. Set the CPU mode to <NORMAL>
 - 3. Fix the MMOD pin at $V_{SS}\text{-level}$ and input pin at $V_{DD5}\text{-level}.$
 - 4. And input the square wave of 10 MHz (8 MHz, 4 MHz), which has amplitude of V_{DD5} and V_{SS} potential, from the OSCI1 pin.

To measure the power supply current in operation I_{DD11},and I_{DD12}:

- 1. Set the all I/O pins to input mode.
- 2. Set the CPU mode to <SLOW>.

3. Fix the MMOD pin at V_{SS} -level and input pin at V_{DD5} -level. Clock is supplied from the internal low-speed oscillation circuit.

To measure the power supply current in HALT1 mode I_{DD13} :

- 1. Set the all I/O pins to input mode.
- 2. Set the CPU mode to <HALT1>.
- 3. And fix the MMOD pin at $V_{\text{SS}}\text{-level}$ and input pin at $V_{\text{DD5}}\text{-level}.$

To measure the power supply current in STOP mode $\mathsf{I}_{\mathsf{DD14}}$:

- 1. Set the CPU mode to <STOP>
- 2. Fix the MMOD pin at $V_{SS}\mbox{-level}$ and input pin at $V_{DD5}\mbox{-level}.$
- 3. And open the OSC1 pin.
- *14 When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b1"
- *15 When bp2 of the HANDSHAKE register (0x03F06) is set to "1'b0"
- *16 When bp3 of the FEWSPD register (0x03FBF) to "1'b1"

				22	₅ = 1.8 V to V _{SS} -40 °C to +4	= 0 V
				Rating		
Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Input pin 1 RON						
C19 Input high voltage	V _{IH1}		$0.8V_{DD5}$		V _{DD5}	V
C20 Input low voltage	VIL1		0		$0.2V_{\text{DD5}}$	v
Input pin 2 ATRST, MMO	D					
C21 Input high voltage	VI _{H2}		0.8V _{DD5}		V _{DD5}	V
C22 Input low voltage	V _{IL2}		0		$0.2V_{DD5}$	V
C23 Input leakage current	t I _{LK1}	VIN = 0 V to VDD5			± 2	μA
Input pin 3 DMOD *17				_		_
C24 Input high voltage	VIH3		0.8V _{DD5}		V _{DD5}	
C25 Input low voltage	VIL3		0		0.2V _{DD5}	V
C26 Pull-up resistor	R _{RH1}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON	10	50	100	kΩ
Input pin 4 P27/NRST						
C27 Input high voltage	VIH4		0.8V _{DD5}		V _{DD5}	
C28 Input low voltage	V _{IL4}		0		0.2V _{DD5}	V
C29 Pull-up resistor	R _{RH2}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON	10	50	100	kΩ
1/0 pip 1 000 to 007						
I/O pin 1 P00 to P07 C30 Input high voltage	V _{IH5}		0.8V _{DD5}		V _{DD5}	
C31 Input low voltage	V _{IL5}	Flash option = select port input voltage level A	0		0.2V _{DD5}	V
C32 Input low voltage	V _{IL6}	Flash option = select port input voltage level B V _{DD5} = 4.5 V to 5.5 V	0		0.45V _{DD5}	v
C33 Input leakage current	I I _{LK2}	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μA
C34 Pull-up resistor	R _{RH3}	V _{DD5} = 5 V , V _{IN} = V _{SS} Pull-up resistor ON	10	50	100	
C35 Pull-down resistor	R _{RL1}	V _{DD5} = 5 V , V _{IN} = V _{DD5} Pull-down resistor ON	10	50	100	kΩ
C36 Output high voltage	V _{OH1}	V _{DD5} = 5.0 V, I _{OH} = -0.5 mA	4.5			
C37 Output low voltage 1	Vold	V _{DD5} = 5.0 V, I _{OL} = 1.0 mA LED output OFF			0.5	V
C38 Output low voltage 2	V _{OL2}	V _{DD5} = 5.0 V, I _{OL} = 15.0 mA LED output ON			1.0	

*17 DMOD internal pull-up resistor is in only Flash EEPROM version. When using In-circuit Emulator, it is necessary to connect the pull-up resistor on the circuit board.

 V_{DD5} = 1.8 V to 5.5 V V_{SS} = 0 V Ta = -40 °C to +85 °C

Deremeter	Symbol	Conditions		Rating		l loit
Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit

I/O pin 2

KM101EF76K: P20 to P26, P33 to P36, P61 to P67, P80 to P87, P90 to P95, PB0 to PB7 KM101EF57G: P20 to P26, P33 to P35, P62 to P67, P80 to P87, P90 to P94, PB0 to PB3 KM101EF56K: P20 to P26, P33 to P36, P61 to P67, P80 to P87, P90 to P95, PB0 to PB7

C39	Input high voltage	V _{IH6}		0.8V _{DD5}		V _{DD5}	
C40	Input low voltage	V _{IL7}	Flash option = select port input voltage level A	0		0.2V _{DD5}	V
C41	Input low voltage	V _{IL8}	Flash option = select port input voltage level B V _{DD5} = 4.5 V to 5.5 V	0		0.45V _{DD5}	v
C42	Input leakage current	I _{LK3}	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μA
C43	Pull-up resistor	R _{RH4}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON	10	50	100	kΩ
C44	Output high voltage	V_{OH2}	V _{DD5} = 5.0 V, I _{OH} = -0.5 mA	4.5			V
C45	Output low voltage 1	V _{OL3}	V _{DD5} = 5.0 V, I _{OL} = 1.0 mA			0.5	v

I/O pin 3

KM101EF76K: P10 to P16, P40 to P47, P50 to P57, P70 to P77

KM101EF57G: P43 to P47, P50 to P57, P70 to P77 KM101EF56K: P10 to P16, P40 to P47, P50 to P57, P70 to P77

C46	Input high voltage	V _{IH7}		$0.8V_{DD5}$		V_{DD5}	
C47	Input low voltage	V _{IL9}	Flash option = select port input voltage level A	0		$0.2V_{DD5}$	V
C48	Input low voltage	V _{IL10}	Flash option = select port input voltage level B V _{DD5} = 4.5 V to 5.5 V	0		0.45V _{DD5}	·
C49	Input leakage current	IL_{K4}	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μA
C50	Pull-up resistor	R _{RH5}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON	10	50	100	kΩ
C51	Pull-down resistor	R _{RL2}	V _{DD5} = 5 V, V _{IN} = V _{DD5} Pull-down resistor ON	10	50	100	K22
C52	Output high voltage	V_{OH3}	V _{DD5} = 5.0 V, I _{OH} = -0.5 mA	4.5			V
C53	Output low voltage 1	V_{OL4}	V _{DD5} = 5.0 V, I _{OL} = 1.0 mA			0.5	v

 V_{DD5} = 1.8 V to 5.5 V V_{SS} = 0 V Ta = -40 °C to +85 °C

	Deveneter	Ourseland	Conditions	Rating			- Unit
	Parameter		Symbol Conditions -		TYP	MAX	
I/O pi	n 4 PA0 to PA7						
C54	Input high voltage	V _{IH8}	*18	$0.8V_{DD5}$		V_{DD5}	
C55	Input high voltage	V _{IH9}	*19	$0.54V_{DD5}$		V _{DD5}	
C56	Input low voltage	V _{IL11}	Flash option = select port input voltage level A	0		0.2V _{DD5}	V
C57	Input low voltage	V _{IL12}	Flash option = select port input voltage level B V _{DD5} = 4.5 V to 5.5 V	0		0.45V _{DD5}	
C58	Input leakage current	I _{LK5}	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μΑ
C59	Pull-up resistor	R _{RH6}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON	10	50	100	kΩ
C60	Output high voltage	V _{OH4}	V _{DD5} = 5.0 V, I _{OH} = -0.5 mA	4.5			V
C61	Output low voltage	V _{OL5}	V _{DD5} = 5.0 V, I _{OL} = 1.0 mA			0.5	v

I/O pin 5

nuvoTon

KM101EF76K: PC0 to PC6, PD0 to PD6

	,		-				
C62	Input high voltage	V _{IH10}		0.8 _{VDD5}		V_{DD5}	V
C63	Input low voltage	VIL13		0		$0.2V_{DD5}$	v
C64	Input leakage current	ILK6	V _{IN} = 0 V to V _{DD5}			±2	μA
C65	Pull-up resistor	R _{RH7}	V _{DD5} = 5 V, V _{IN} = V _{SS} Pull-up resistor ON	10	50	100	kΩ
C66	Output high voltage	V _{OH5}	V _{DD5} = 5.0 V, I _{OH} = -0.5 mA	4.5			V
C67	Output low voltage	V _{OL6}	V _{DD5} = 5.0 V, I _{OL} = 1.0 mA			0.5	V

*18 When bp2 of the SWCNT register (0x03E8F) is set to "1'b0".

*19 When bp2 of the SWCNT register (0x03E8F) is set to "1'b1".

 V_{DD5} = 1.8 V to 5.5 V V_{SS} = 0 V Ta = -40 °C to +85 °C

· · · · · · · · · · · · · · · · · · ·				ia	10 0 10 1	00 0
			R			Unit
Parameter	Symbol	ool Conditions —		TYP	MAX	Unit
Input pin 5 P20, P21 (during	used as A	CZ)		·		
C68 Input high voltage 1	V _{DHH}		4.5			
C69 Input high voltage 2	V _{DHL}		1.5			V
C70 Input low voltage 1	V _{DLH}	Figure: 5.6			3.5	
C71 Input low voltage 2	V _{DLL}				0.5	
C72 Input clamp current	I _{C1}	$V_{IN} > V_{DD5}, V_{IN} < 0 V$			±500	μA
Display output pin 1 COM0 t	o COM3 (/	At VLC1, VSS voltage output) *20				
C73 Output impedance	Z _{OCOM1}	$V_{DD5} = V_{LC1} = 5.0 \text{ V Icom} = 10 \ \mu\text{A}$			0.6	V
Display output pin 2		•				
KM101EF57G: SEG0 to S	EG40 (At \	/ _{LC1} , V _{SS} voltage output) *21 / _{LC1} , V _{SS} voltage output) *21 / _{LC1} , V _{SS} voltage output) *21				
C74 Output impedance	Z _{OSEG1}	$V_{DD5} = V_{LC1} = 5.0 \text{ V} \text{ I}_{seg} = 2 \mu\text{A}$			0.6	V
Display power pin 1 V _{LC1} , V _I				·		<u>.</u>
C75	R _{VL1}		15	30	60	kQ

C75		R _{VL1}		15	30	60	kΩ
C76	Internal dividing register		Ta = +25 °C	30	60	120	
C77	Internal dividing resistor	R_{VL3}	(Impedance between V _{LC1} and V _{SS}) *22	145	300	570	
C78		R_{VL4}		320	660	1260	

*20 COM0 to COM3 are also used as P81 to P84.

*21 KM101EF76K: SEG0 to SEG54 are also used as P10 to P16, P30 to P36, P40 to P47, P50 to P57, P61 to P67, P70 to P77, P80, P92 to P95 and PB3 to PB7.

KM101EF57G: SEG0 to SEG40 are also used as P33 to P35, P43 to P47, P50 to P57, P62 to P67, P70 to P77, P80, P92 to P94, PA0 to PA2 and PB0 to PB3.

KM101EF56K: SEG0 to SEG54 are also used as P10 to P16, P30 to P36, P40 to P47, P50 to P57, P61 to P67, P70 to P77, P80, P92 to P95 and PB3 to PB7.

*22 Total of 3 resistor values between V_{LC1} and V_{LC2}, V_{LC2} and V_{LC3}, V_{LC3} and V_{SS}, respectively.

5.4 AC Characteristics

D. AC Characteristics

 $V_{DD5} = 5.0 V$ $V_{SS} = 0 V$ Ta = -40 °C to +85 °C

	Doromotor S	Symbol	Symbol Conditions -		L lució		
	Parameter		Condutions	MIN	TYP	MAX	Unit
ACZ	pin						
D1	Rising time	t _{rs}		30			
D2	Falling time	t _{fs}	Figure: 5.6	30			μS




Figure: 5.6 AC zero-volt detection circuit operation

5.5 A/D Converter Characteristics

E. A/D Converter Characteristics *23

V _{DD5} = 5.0 V
V _{SS} = 0 V
Ta = -40 $^{\circ}$ C to +85 $^{\circ}$ C

	Demonster	Ourseland	Oraditions		Rating		1.1
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
E1	Resolution					10	Bits
E2	Non-linearity error 1		Vdd5 = 5.0 V, Vss = 0 V			± 3	
E3	Differential linearity error 1		VREF+ = 5.0 V Tad = 800 ns			±3	LSB
E4	Zero transition voltage		Vdd5 = 5.0 V, Vss = 0 V		10	30	
E5	Full-scale transition voltage		VREF+ = 5.0 V Tad = 800 ns	4970	4990		mV
E6	A/D conversion time		T _{AD} = 800 ns	12.93			
E7	A/D conversion time		fx = 32.768 kHz, T _{AD} = 15.26 μs	427.25			
E8			T _{AD} = 800 ns	1.6			μS
E9	Sampling time		fx = 32.768 kHz, T _{AD} = 15.26 μs	30.52			
E10	Reference voltage	V _{REF+}		1.8		V_{DD5}	V
E11	Analog input voltage			V _{SS}		V _{REF+}	V
E12	Analog input leakage current		Channel OFF V _{ADIN} = V _{SS} to V _{DD5}			±2	
E13	Reference voltage pin input leakage current		Ladder resistance OFF $V_{SS} \leq V_{REF+} \leq V_{DD5}$			± 5	μA
E14	Ladder resistance	R_{LADD}	V _{DD5} = 5.0 V	15	40	80	kΩ

*23 T_{AD} is A/D conversion clock cycle.

The values of E2 to E5 are guaranteed on the condition of V_{DD5} = V_{REF+} = 5 V, V_{SS} = 0 V.

5.6 D/A Converter Characteristics

F. D/A Converter Characteristics

 $V_{DD5} = 5.0 V$ $V_{SS} = 0 V$ $Ta = -40 \ ^{\circ}C \ to +85 \ ^{\circ}C$

	Parameter		Conditions		Rating		- Unit
	Parameter	Symbol	Contaitions		TYP	MAX	Unit
F1	Resolution					8	Bits
F2	Reference voltage low level	D _{AVSS}		Vss			
F3	Reference voltage high level	D _{AVDD}				V_{DD5}	
F4	Zero scale output voltage	V _{ZS}	D _{AVSS} = 0 V, D _{AVDD} = 5.0 V D7 to D0 = ALL "Low"		0	0.05	V
F5	Full scale output voltage	V_{FS}	D _{AVSS} = 0 V, D _{AVDD} = 5.0 V D7 to D0 = ALL "High"	4.93	4.98		
F6	Analog output resistance (Minimum reference resistance)	R _{OAT}		5	10	15	kΩ
F7	Non-linearity error	N_{LE}	$D_{AVSS} = 0 V, D_{AVDD} = 5.0 V$	-	±2.0	±3.0	
F8	Differential non-linearity error	D _{NLE}	D _{AVSS} = 0 V, D _{AVDD} = 5.0 V	-	±2.0	±3.0	LSB
F9	Setting time	T _{SET}	External capacitor CL = 15 pF All bits are set to ON or OFF	-	1.5	3.0	μs

Ratings of F7 and F8 are guaranteed at V_DD5 = D_AVDD = 5.0 V, V_SS = D_AVSS = 0 V

5.7 Auto Reset Characteristics

G. Auto Reset Characteristics

 $V_{DD5} = V_{RST}$ to 5.5 V $V_{SS} = 0$ V Ta = -40 °C to +85 °C

			r		iu			
	Parameter Symbol		Conditions		- Unit			
			Conditions	MIN	TYP	MAX	Unit	
Powe	er supply voltage							
G1	Operating supply voltage	V_{DD9}	Auto reset is used	V _{RST}		5.5	V	
Power supply voltage								
G2	Power detection level	V _{RST1}	At rising	1.90	2.20	2.45	V	
G3	Power detection level	V _{RST2}	At falling	1.80	1.90	2.00	V	
G4	Supply voltage change rate	$\Delta t / \Delta V$		2			ms/V	
Cons	Consumption current							
G5	Auto reset power consumption	I _{DD15}	V _{DD5} = 5 V		1.5	3	μΑ	

5.8 Power Supply Voltage Detection Circuit

H. Power Supply Voltage Detection Circuit

 V_{DD5} = 1.8 V to 5.5 V V_{SS} = 0 V Ta = -40 °C to +85 °C

	Descusso	Querra ha a h	O and difference		Unit		
Parameter		Symbol	Conditions	MIN	TYP	MAX	Unit
Powe	r supply voltage						
H1	Power supply voltage detection level 1-1	V _{LVI11}	At rising	3.8	4.0	4.2	
H2	Power supply voltage detection level 1-2	V _{LVI12}	At falling	3.7	3.9	4.1	
H3	Power supply voltage detection level 2-1	V _{LVI21}	At rising	3.6	3.8	4.0	
H4	Power supply voltage detection level 2-2	V _{LVI22}	At falling	3.5	3.7	3.9	
H5	Power supply voltage detection level 3-1	V _{LVI31}	At rising	3.4	3.6	3.8	
H6	Power supply voltage detection level 3-2	V _{LVI32}	At falling	3.3	3.5	3.7	
H7	Power supply voltage detection level 4-1	V _{LVI41}	At rising	3.2	3.4	3.6	
H8	Power supply voltage detection level 4-2	V _{LVI42}	At falling	3.1	3.3	3.5	
H9	Power supply voltage detection level 5-1	V _{LVI51}	At rising	3.0	3.2	3.4	
H10	Power supply voltage detection level 5-2	V _{LVI52}	At falling	2.9	3.1	3.3	V
H11	Power supply voltage detection level 6-1	V _{LVI61}	At rising	2.8	3.0	3.2	v
H12	Power supply voltage detection level 6-2	V _{LVI62}	At falling	2.7	2.9	3.1	
H13	Power supply voltage detection level 7-1	V _{LVI71}	At rising	2.7	2.8	2.9	
H14	Power supply voltage detection level 7-2	V _{LVI72}	At falling	2.6	2.7	2.8	
H15	Power supply voltage detection level 8-1	V _{LVI81}	At rising	2.5	2.6	2.7	
H16	Power supply voltage detection level 8-2	V _{LVI82}	At falling	2.4	2.5	2.6	
H17	Power supply voltage detection level 9-1	V _{LVI91}	At rising	2.3	2.4	2.5	
H18	Power supply voltage detection level 9-2	V _{LVI92}	At falling	2.2	2.3	2.4	
H19	Power supply voltage detection level 10-1	V _{LVI101}	At rising	2.1	2.2	2.3	
H20	Power supply voltage detection level 10-2	V _{LVI102}	At falling	2.0	2.1	2.2	

H21	Minimum pulse width	TW	20	60	μS
H22	Supply voltage change rate	$\Delta t / \Delta V$	2		ms/V
Consi	umption current				

5.9 Internal High-speed Oscillation Circuit

I. Internal High-speed Oscillation Circuit

 $V_{DD5} = 2.0 V \text{ to } 5.5 V$ $V_{SS} = 0 V$

_												• 55					
										76K	KM	101EF	57G	KM	101EF	56K	
	Parameter	Symbol	Conditions	Rating			Rating			Rating			Unit				
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX					
11	Internal high-	f _{rc20}	Ta = -40 °C to +85 °C		20			20			20						
12	speed oscillation circuit frequency	f _{rc16}			16			16			16		MHz				
13	Temperature	f _{rc1}	Ta = 25 °C	T.B.D.		T.B.D.	-1.0		+1.0	-1.0							
14	dependence of oscillation frequency *24	f _{rc2}	Ta = -40 °C to +85 °C	T.B.D.		T.B.D.	-1.6		+1.6	-1.7			%				

*24 The specification values described in I3 and I4 are for standard application. For special application (such as for automotive equipment) has different value. Oscillation characteristic improvement product (±1 % Ta = -40 °C to +85 °C) is under development. When using this LSI, consult our sales offices for the product specifications.

J. Internal Low-speed Oscillation Circuit

 V_{DD5} = 1.8 V to 5.5 V V_{SS} = 0 V

Ta = -40 $^{\circ}$ C to +85 $^{\circ}$ C

	Parameter	Symbol	Conditions		Unit		
	Parameter		Conditions	MIN	TYP	MAX	Unit
J1	Internal low-speed oscillation circuit frequency	f _{rcs}		27	30	33	kHz

5.10 Flash EEPROM Program Conditions

K. Flash EEPROM Program Conditions

 $V_{DD5} = 2.7 V \text{ to } 5.5 V$ $V_{SS} = 0 V$ Ta = -40 °C to +85 °C

					Ia = -4	40 °C to +8	35 C
	Parameter Symbol		Conditions	Rating			Unit
			Conditions		TYP	MAX	Unit
K1	Data retention period *25		Guaranteed programming times 1000 times	10			Year

*25 The specification value described in K1 is for standard application. For special application (such as for automotive equipment) has different value. When using this LSI, consult our sales offices for the product specifications.



6. Package Dimension





Figure: 6.1 LQFP 128-pin Package Dimension



Unit : mm






Figure: 6.2 LQFP 80-pin Package Dimension





■ KM101EF57G : TQFP 80-pin (12 mm × 12 mm / 0.5 mm pitch)



KM101EF56K : QFP 100-pin (18 mm × 18 mm / 0.65 mm pitch)

Unit : mm




Figure: 6.4 QFP 100-pin Package Dimension

This package dimension is subject to change. Before using this product, please obtain product specifications from our sales offices.

Important Notice

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.